# THE BCS PROFESSIONAL EXAMINATION Diploma 

April 2004

## EXAMINERS' REPORT

## Architecture

## Question 1

1. For the function
$\mathrm{f}=\mathrm{AB} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{ACD}{ }^{\prime}+\mathrm{ABC}^{\prime} \mathrm{D}^{\prime}+\mathrm{ABCD}+\mathrm{A}^{\prime} \mathrm{BCD}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{CD}$
a) Construct a Karnaugh map and use it to find a minimum sum of products expression for f.
(4 marks)
b) Draw a logic circuit for the minimised expression using only AND, OR and NOT gates.
c) Manipulate the expression into a suitable form and hence draw a logic circuit using only NOR gates.
d) Assuming the the minterms $\mathrm{ABC}^{\prime} \mathrm{D}$ and $\mathrm{AB}^{\prime} \mathrm{CD}$ represent conditions that can never arise, determine a simpler expression for the minimum sum of products expression for f .
(4 marks)
$e)$ Manipulate the new expression of part $d$ ) into a suitable form and hence draw a logic circuit using only NOR gates.
f) Compare the relative merits of the logic circuit solutions to parts $c$ ) and $e$ ).

## Examiners' Comments

Many candidates deduced accurate entries for their Karnaugh map, correctly read it to obtain the minimised sum of products expression and gave an appropriate logic circuit in AND, OR and NOT gates.

Some candidates encountered problems in recasting their expression into a suitable form to implement in NOR gates. The easiest way to approach this was to use the drop sets from the Karnaugh map.

Some candidates did not recognise that a don't care state could be assumed as 1 or 0 to effect the greatest simplification and assumed both to be true which did not lead to the best solution.

Relatively few candidates recognised that speed and cost were the two parameters on which a comparison could be based.

## Question 2

2. a) Discuss the statement that "computer components do not last for ever".
(6 marks)
b) Consider a computer built from the components shown in Table 2 below. Calculate its reliability over 750 hours stating any assumptions on which your answer is based and showing your working.
(10 marks)

| Component Type | Number in System | Failure Rate <br> (\% per 1000 hours) |
| :--- | :--- | :--- |
| integrated circuits | 10 | 0.0019 |
| Capacitors | 27 | 0.021 |
| resistors | 23 | 0.008 |
| wire wraps | 748 | 0.00001 |

Table 2
c) Compare the relative merits of different approaches that can be adopted to increase the reliability of a computer system.
(9 marks)

## Examiners' Comments

Answers to parts a and c tended to be "inventive" rather than reflecting a knowledge of the issues involved.

The reliability calculation of part b was generally well answered. Few candidates discussed the assumptions on which their calculation was based. The exponential failure law was not usually stated but an approximation to its series expansion assumed.

## Question 3

3. a) The count sequence for a modulo 5 synchronous counter is shown in Table 1 below:

| State | Q2 | Q1 | Q0 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 2 | 1 | 0 | 1 |
| 3 | 1 | 1 | 0 |
| 4 | 1 | 1 | 1 |

Table 1
i) Give a transition table for the counter.
ii) By means of Karnaugh maps, derive the minimised sum of products expressions for each stage of the counter given that it is to be built from JK flipflops. You may assume the unused states will never be entered.
iii) Draw the logic circuit for the counter based on JK flip flops and AND, OR, and NOT gates.
(20 marks)
b) The counter of part $a$ ) has three unused states. Discuss the possible consequences of simply ignoring these states as you are instructed to do in the question.
(5 marks)

The majority of candidates attempting this question were successful in deducing the appropriate expressions for the flip flops and in correctly deriving a logic circuit from them. The consequences of ignoring the unused states were addressed by only a minority of candidates.

## Question 4

4. a) In respect of computer disks, explain the terms:
i) Sector
ii) Track
iii) Cylinder
iv) Cluster
v) Partition
vi) Partition Table
vii) Extended Partition
(11 marks)
b) A disk consists of 16838 cylinders, 5 data surfaces and 696 sectors per track. If a sector is 512 bytes, calculate the capacity of the disk.
(5 marks)
c) Describe how a primary partition is defined in a partition table. Explain what problems arose when disk sizes exceeded 8GB.

## Question 5

5. a) What is the OSI 7-layer model? Give a brief description of the services provided by each layer of the model.
(12 marks)
b) With reference to the Data Link Layer, explain what is meant by a frame? What information would you expect to find in a data frame? Use a real protocol, such as HDLC, to illustrate your answer.
(8 marks)
c) What is meant by flow control? Explain how this concept is implemented in the HDLC protocol. (5 marks)

## Question 6

6. a) Describe the steps in the execution of a computer instruction.
b) Figure 1 below shows the register and highway layout of a typical 1980s minicomputer.


Figure 1

| Key: | RAM | Main Memory | IP | Instruction Pointer |
| :--- | :--- | :--- | :--- | :--- |
|  | ALU | Arithmetic \& Logic Unit | IR | Instruction Decode Reg |
|  | MAR | Memory Address Reg | HI | Highway "I" |
|  | MDR | Memory Data Register | HJ | Highway "J" |
|  |  |  | HK | Highway "K" |

The instruction format for this computer is shown below:


Where: $\quad \mathrm{F}$ is the opcode
A is the data register (R0..R15)
X is the index register (R1..R15)
Opd is the operand field.
All data instructions are of the form:
<Instr> <Destn Reg>, nnnn[<Index Reg>]
Describe how the bit patterns are moved around this processor during the execution of the instruction:
ADD R4,8[R7]
(Add the contents of the store location, whose address is 8, plus the contents of R7, to the contents of R4)
c) The cpu data bus is 32 bits wide. If the processor clock speed is 50 MHz and the memory cycle time is 33 ns , estimate the execution time for the ADD instruction above.
(5 marks)

