

THE BRITISH COMPUTER SOCIETY
THE BCS PROFESSIONAL EXAMINATION
Diploma

ARCHITECTURE

7th May 2002, 10.00 a.m.-12.00 p.m.
Answer FOUR questions out of SIX. All questions carry equal marks.
Time: TWO hours.

*The marks given in brackets are **indicative** of the weight given to each part of the question.*

1. a) For the function:
- $$f = \bar{A}\bar{C}\bar{D} + B\bar{C}\bar{D} + A\bar{B}\bar{D} + AC\bar{D} + \bar{B}CD + \bar{A}\bar{B}C\bar{D}$$
- i) Construct a Karnaugh map and use it to find a minimum sum of products expression for f.
- ii) Draw a logic circuit for the minimised sum of products expression for f using AND, OR and NOT gates. **(10 marks)**
- b) Design a synchronous, modulo eight, binary counter based on JK flip-flops. Your answer must give a state table for the count sequence and Karnaugh maps for each of the J and K inputs to the counter flip-flops. **(15 marks)**
2. a) Explain the principle of operation of the cathode ray tube in the context of screen display for a computer monitor. **(7 marks)**
- b) Contrast the relative merits of the cathode ray tube and the liquid crystal display as technologies for the screen of computer monitors. **(5 marks)**
- c) Discuss the specifications you would need to consider in selecting a monitor for a general purpose computer system. Illustrate your answer with numerical values where possible. **(8 marks)**
- d) Contrast the relative merits of a domestic television and a computer monitor as the main display device for computer systems. **(5 marks)**
3. a) What is the OSI layer model? Give a brief description of the services provided by each layer of the model. **(10 marks)**
- b) Explain what is meant by a *packet*. What information would you expect to find in a packet header? Explain the purpose of each item of information. **(10 marks)**
- c) Describe the essential differences between a Local Area Network (LAN) and a Wide Area Network (WAN). **(5 marks)**

[Turn over

4. a) Discuss how the failure rates of components vary with time and in this context explain the significance of the term “burn in”. **(5 marks)**
- b) Given the table of component data below, calculate the reliability over 1000 hours of a computer built from these components. State any assumptions on which your answer is based and show your working.

component type	number in system	failure rate (% per 1000 hrs)
integrated circuits	6	0.0027
capacitors	15	0.018
resistors	12	0.009
soldered joints	695	0.0001

(7 marks)

- c) In many contemporary computer systems a fan is used to cool the CPU components. Calculate the revised reliability of the computer system of part b) if a fan of failure rate 1.5% per 1000 hours is included in its component list. **(4 marks)**
- d) Briefly discuss the relative merits of the different strategies that can be used to achieve higher levels of reliability for computer hardware. **(9 marks)**
5. a) In respect of computer disks, explain the terms:
- i) Sector
 - ii) Cylinder
 - iii) Track
 - iv) Seek time
 - v) Rotational latency
- (10 marks)**
- b) A disk consists of 11545 cylinders, 5 data surfaces and 498 sectors per track. If a sector is 512 bytes, calculate the capacity of the disk. **(5 marks)**
- c) If the disk rotates at 7200 rpm, the time taken for the heads to move from cylinder 0 to cylinder 11544 is 130ms and the time taken for the heads to move between adjacent cylinders is 10ms, estimate the mean latency for this disk. State clearly any assumptions you have made in your calculation. **(5 marks)**
- d) Describe the best way to lay out and maintain files on a disk to minimise the time to access and read the data in the files. **(5 marks)**

6. a) Figure 1 below is a simplified diagram of a RISC CPU. The heavy lines represent data highways; the arrows indicate the direction of the flow of data. H_i , H_j and H_k are the main highways. The ALU is the Arithmetic and Logic Unit. The shaded rectangles represent registers:

PC	Program Counter (holds the address of the next instruction)
nPC	Auxiliary Program Counter (holds the address of the current instruction)
MAddr	Memory Address Register
MDR	Memory Data Register
IR	Instruction Register
PSR	Program Status Register
Register File	An array of 32 x 32bit general purpose registers




Figure 1

- Using this diagram, describe the stages of execution of a simple computer instruction, e.g. ADD r5, r6, r7 (add the contents of r5 to the contents of r6 placing the result into r7). **(10 marks)**
- b) If the CPU cycle time is 2ns and the memory cycle time is 10ns, estimate the time of the ADD instruction described in a) above. **(5 marks)**
- c) Describe the two ways in which a designer may improve the performance of this CPU without changing the CPU cycle time. **(10 marks)**