



Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin			Mark allocation in right margin

1. (a) (i) The RF signal is converted down to an intermediate frequency (IF) by multiplying it with a local oscillator (LO) reference signal. The multiplication process produces the sum and difference frequencies.




Since the multiplication process does not preserve signal polarity, a signal that is at $f = f_{LO} + f_{IF}$ will also be converted down to the IF by f_{LO} and this will corrupt the required data. This is known as the *image signal*.



(understanding)[3]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

1. (a) (ii) Superheterodyne receiver - A prefilter is used to suppress the image signal before mixing




A LPF can be used if $f_{RF} = f_{LO} - f_{IF}$. A HPF must be used if $f_{RF} = f_{LO} + f_{IF}$. The design of this prefilter is eased if the IF is fairly high, as the separation between f_{RF} and $f_{IM} = 2f_{IF}$.

(bookwork) [4]

- (iii) **Image-reject receiver** – Two parallel downconversion paths are used where the local oscillators are 90° out of phase (quadrature mixing). A further 90° phase shift is then introduced in one of the paths. The net result is that the “wanted” data in each of the paths is in phase, whilst the image data is in antiphase. When the two paths are combined the wanted signals add whilst the image signals cancel.

(understanding) [3]



Weaver
architecture

(bookwork) [2]

Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17

Second Examiner:


Esther Rodriguez -Villegas

AO4

Question Number etc. in left margin

Mark allocation in right margin

**OR
ALTERNATIVELY**



Hartley
architecture

(bookwork) [2]

1. (b) (i)

$$\begin{aligned} \text{Sensitivity} &= \text{minimum detectable input signal} \\ &= P_{ni}(\text{dB}) + \text{NF} + \text{SNR}_{\text{det}} \end{aligned}$$

(bookwork)[2]

$$\begin{aligned} P_{ni} &= \text{available noise power} \\ &= kTB \\ &= -174 \text{ dBm} + 10 \log B \\ &= -130 \text{ dBm for } B=25\text{kHz} \end{aligned}$$

(new computed example)[2]

$$\begin{aligned} \text{NF} &= \text{noise figure} \\ \text{SNR}_{\text{det}} &= 0 \end{aligned}$$


$$\begin{aligned} -115 \text{ dBm} &= -130 \text{ dBm} + \text{NF} + \text{SNR}_{\text{det}} \\ \Rightarrow \text{NF} &= 15 \text{ dB.} \end{aligned}$$

(new computed example) [1]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

1. (b)(ii)

All 15dB noise is attributed to mixer, if LNA is connected



Required sensitivity = -127 dBm
 = -130 + NF_{TOTAL}

(New application of theory) [2]

$NF_{TOTAL} = 3\text{dB} \Rightarrow F_{TOTAL} = 2$

$$F_{TOTAL} = F_{LNA} + (F_{Mixer} - 1) / G_{LNA}$$

$$2 = F_{LNA} + (31.6 - 1) / 63.1$$


$\Rightarrow F_{LNA} = 1.5$
 $\Rightarrow NF_{LNA} = 1.8\text{dB}$

(New application of theory) [1]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes	First Examiner:	Julius Georgiou	
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

2. (a) z , y and h parameters are particular parameter sets for characterising a 2-port network. At high frequencies, ideal open and short circuits cannot be implemented due to the presence of parasitic capacitances and inductances. S-parameters characterise a two port based on the concept of travelling waves. An incident wave travelling down a transmission line will be reflected to some extent when it reaches a load, and the magnitude of the reflected wave will depend on the relative impedance of the transmission line and load. S-parameters are small-signal quantities which enable impedance matching, input and output reflection coefficients, gain and stability to be determined for a given network.

(understanding) [3]



$$b_1 = S_{11}a_1 + S_{12}a_2 \qquad b_2 = S_{21}a_1 + S_{22}a_2$$

- a_1 = square root of incident power at port 1
- b_1 = square root of reflected power at port 1
- a_2 = square root of incident power at port 2
- b_2 = square root of reflected power at port 2

The scattering parameters S_{11} , S_{12} etc. depend on the characteristic impedance Z_0 . Thus they are defined in relation to a particular external system (usually 50Ω). To measure s-parameters matching the ports in turn is necessary to set a_1 and a_2 in turn to zero.


eg $S_{11} = (b_1/a_1)_{a_2=0}$ $S_{21} = (b_2/a_1)_{a_2=0}$ and so on.

(bookwork and understanding) [4]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

2(b)

(i) Signal flow graph



$$b_1 = S_{11}a_1 + S_{12}a_2$$

$$b_2 = S_{21}a_1 + S_{22}a_2$$


$$a_1 = bs + \rho_s b_1$$

$$a_2 = \rho_l b_2$$


(application of theory) [2]

(ii) Simplify

Remove 'don't care' nodes



Separate all nodes



Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17

Second Examiner:


Esther Rodriguez -Villegas

AO4


Question Number etc. in left margin

Mark allocation in right margin

Remove inner loops



Remove outer loop to give transfer function



(application of theory) [5]

2(b)(iii)

$$S_{11}=0.2+j0.51$$

$$S_{21}=1.8+j1.81$$

$$S_{12}=0.3+j1.0$$

$$S_{22}=0.3+j0.82$$

$$\rho_s=0.75+j0.0$$

$$\rho_l=0.4+j0.6$$

$$1-S_{11}\rho_s=1-(0.2+j0.51)\times 0.75 = 0.85-j0.38$$

$$1-S_{22}\rho_l=1-(0.3+j0.82)(0.4+j0.6) = 1.37-j0.51$$

$$1-S_{12}\rho_l\rho_s = 1-[(0.3+j)(0.4+j0.6)\times 0.75] = 1.36-j0.44$$

Hence numerator of transfer function becomes:

$$1.8+j1.81 / [(0.85-0.38j)(1.37-0.51j)] = 1.8+j1.81 / 0.97-j0.95$$

The denominator of transfer function becomes:

$$1-[(1.36-j0.44)(1.8+j1.81)/(0.97-j0.95)] = 1-[(3.24+j1.67)/(0.97-j0.95)]$$

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

Combining to get transfer function, and multiplying numerator and denominator by $(0.97-j0.95)$ gives:

$$\begin{aligned}
 & (1.8+j1.81) / [(0.97-j0.95) - (3.24+j1.67)] \\
 & = (1.8+j1.81) / (-2.27-j2.62) \\
 & = 2.55 \angle 45^\circ / 3.46 \angle 229^\circ \\
 & = 0.73 \angle 176^\circ
 \end{aligned}$$


(New computed example) **[4]**

(iv) If $\rho_s = \rho_l = 0$ the power transfer $b_s \rightarrow b_l = S_{21} = 1.8+j1.81 = 2.55 \angle 45.1^\circ$

(New computed example) **[2]**

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

3. (a) (i) Mosfet hybrid- π model



(Bookwork and understanding) [3]

(ii)

$$ing^2 = 2qI_g\Delta f \text{ A}^2$$

is due to shot noise from the gate source leakage current. This was negligible for older processes but with deep submicron processes this is becoming increasingly important.

$$ind^2 = \frac{8kTgm\Delta f}{3} \text{ A}^2$$

is due to thermal noise in the device channel. This can also be represented by an equivalent channel resistance of $r_d = 3/2gm$ and using $in^2 = 4kT/R \Delta f \text{ A}^2$


$$vng^2 = \frac{k_f \Delta f}{C_{ox}WLf} \text{ V}^2$$

is due to flicker noise generated at the oxide layer under the gate. The expression shown here refers to the noise when referred to the gate of the device.

(Bookwork) [3]


Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

3.(b) (i) Common source configuration




$$\begin{aligned}
 I_n^2 &\approx 0 \\
 V_n^2 &= I_n^2 / g_m^2 = 8kT(1+f_i/f) / 3g_m \text{ V}^2/\text{Hz} \\
 I_{nL}^2 &= 4kT/R_L \text{ A}^2/\text{Hz} \\
 V_{ns}^2 &= 4kTR_s \text{ V}^2/\text{Hz}
 \end{aligned}$$

(derivation) [2]



$$\begin{aligned}
 v_{eq}^2 &= v_{ns}^2 + v_n^2 |1 + j\omega C_{gs} R_s|^2 + I_{nL}^2 |1 + j\omega C_{gs} R_s|^2 / g_m^2 \\
 &= v_{ns}^2 + v_n^2 (1 + (\omega C_{gs} R_s)^2) + I_{nL}^2 (1 + (\omega C_{gs} R_s)^2) / g_m^2 \\
 &= 4kTR_s + 8kT(1+f_i/f) (1 + (\omega C_{gs} R_s)^2) / 3g_m + (4kT/R_L g_m^2) (1 + (\omega C_{gs} R_s)^2)
 \end{aligned}$$



(derivation and application of theory) [4]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

Midband equivalent noise:

$$v_{eq}^2 = 4kTR_s + 8kT/3g_m + (4kT/R_L g_m^2) \text{ V}^2/\text{Hz}$$

$$3.(b)(ii) \text{ NF} = v_{eq}^2/v_{ns}^2 = 1 + 2/3g_m R_s + 1/g_m^2 R_L R_s$$


$$g_m = 2\sqrt{\beta I_D} \quad \beta = KW/2L \quad \text{hence } g_m = 2\sqrt{[50\mu \times 25 \times 1\text{m}/(2 \times 0.5)]} = 2.236 \times 10^{-3} \text{ S}$$

$$\text{NF} = 1 + 2/(3 \times 2.236 \times 10^{-3} \times 150) + 1/(5 \times 10^{-6} \times 150 \times 5 \times 10^3) = \underline{3.254}$$

(new computed example) [3]

3.(b) (iii)

Common Gate Configuration



(derivation) [2]

Midband equivalent input noise (neglecting f_l and C_{gs}):

$$v_{eq}^2 = v_{ns}^2 + v_n^2 + I_{nL}^2 R_s^2$$

$$= 4kTR_s + 8kT/3g_m + 4kT R_s^2 / R_L \text{ V}^2/\text{Hz}$$

$$\text{NF} = v_{eq}^2/v_{ns}^2 = 1 + 2/3g_m R_s + R_s / R_L$$


$$= 1 + 2/(3 \times 2.236 \times 10^{-3} \times 150) + 150/5000 = \underline{3.017}$$

hence the noise figure goes down.

(new computed example) [3]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

4. (a) (i) The miller transformation an admittance of Y across the input and output of a voltage amplifier of gain G shows that the admittance can be split into two components, one at the input and one at the output.




$$I_Y = (V_1 - V_2)Y \text{ and } V_2 = GV_1 \text{ hence } I_Y = (V_1 - GV_1)Y \Rightarrow Y_1 = (1 - G)Y$$

Similarly

$$-I_Y = (V_2 - V_1)Y \text{ and } V_1 = V_2/G \text{ hence } -I_Y = (V_2 - V_2/G)Y \Rightarrow Y_2 = (1 - 1/G)Y$$

The application of this transformation to the the small signal hybrid π model yields



$$C_{be} = C_{\pi} + C_{\mu}(1 - G), \quad C_{ce} = C_{\mu}(1 - 1/G), \text{ where } G \text{ is the voltage gain :}$$

$$G = (V_{ce}/V_{be}) \cong -g_m R_L$$

Thus $C_{be} \cong C_{\pi} + g_m R_L C_{\mu}$. and $C_{ce} \cong C_{\mu}$. The output capacitance C_{ce} is often neglected from the small signal model. The approximation $A_V = -g_m R_L$ assumes that $r_{\pi} \gg r_b$, and that the load is purely resistive.

(understanding /derivation) [5]

Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17

Second Examiner:

Esther Rodriguez -Villegas


AO4

Question Number etc. in left margin


Mark allocation in right margin

4(a)(ii) At high frequencies however we cannot neglect the gain roll-off due to C_π and C_μ so the A simplified hybrid- π model which takes the high-frequency gain roll-off into account can be derived:


- C_μ is replaced by an equivalent current source $sC_\mu(V_\pi - V_{ce})$:



- The current source is split between the input and output circuits:



- The input and output component terms are rearranged:



(bookwork/derivation) [5]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

4 (b) The input of the amplifier is modelled as

$$\begin{aligned} Z_{in} &= (200 \Omega \parallel 1.5 \text{pF}) \Omega \\ &= (200 \parallel 1/j(2\pi \times 1.2 \times 10^9 \times 1.5 \times 10^{-12})) \Omega \quad (\text{at } 1.2 \text{GHz}) \\ &= (200 \parallel 88.42/j) \Omega \end{aligned}$$


Normalised to 50Ω this gives

$$Z_n = (4 \parallel 1.77/j) \Omega$$

Equivalent admittance

$$Y_n = (0.25 + j0.56)$$

One way of proceeding is by plotting Y_n on the Smith chart as point A. The parallel admittance is converted to a series impedance by reflecting through the centre of the smith chart to give point B, $Z_B = 0.7 - j1.5 \Omega$. Adding a normalised series inductance of $j1.95$ ($L_s = 12.9 \text{nH}$ @ 1.2GHz) takes us to point C, $Z_C = 0.7 + j0.45$, which is diametrically opposite to point D, $Y_D = 1 - j0.65$ on the unit circle. By adding a parallel normalised capacitance of $0.65 \text{ S} \Rightarrow X_{C_{Pn}} = 1.538 \Omega \Rightarrow X_{C_{Pn}} = 76.9 \Omega$ ($C_p = 1.7 \text{pF}$ @ 1.2GHz) brings the total conductance to the centre of the chart.



(New computed example) [10]

Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17


Second Examiner:

Esther Rodriguez -Villegas

AO4

Question Number etc. in left margin

Mark allocation in right margin



Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17

Second Examiner:


Esther Rodriguez -Villegas

Question Number etc. in left margin

Mark allocation in right margin

5. (a) (i) For a simple differential pair

$$I_{out} = I_{c1} - I_{c2} = I_q \tanh(V_a/2V_t)$$



For the double balanced mixer

$$I_{out} = I_1 - I_2 = (I_{c1} - I_{c2}) + (I_{c3} - I_{c4})$$

$$I_{c1} - I_{c2} = I_{c5} \tanh(V_A/2V_t)$$

$$I_{c4} - I_{c3} = I_{c6} \tanh(V_A/2V_t)$$

Hence

$$I_{out} = (I_{c5} - I_{c6}) \tanh(V_A/2V_t)$$

But $I_{c5} - I_{c6} = I_Q \tanh(V_B/2V_t)$

Thus

$$I_{out} = I_Q \tanh(V_B/2V_t) \tanh(V_A/2V_t)$$

For small signals ($V_A, V_B \ll 2V_t$),

$$I_{out} \cong I_Q (V_B/2V_t) (V_A/2V_t) = I_Q V_B V_A / 4V_t^2$$

$$\text{Conversion gain} = I_Q / 4V_t^2 = 1\text{mA} / 4(25\text{mV})^2 = \underline{0.4}$$

(Derivation/bookwork) [7]

Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17

Second Examiner:


Esther Rodriguez -Villegas

A04


Question Number etc. in left margin

Mark allocation in right margin

5. (a) (ii) Emitter degeneration may be applied to the bottom transistor to achieve:



$I_{C5} - I_{C6} = V_B / R_e$ giving the required linear dependence of I_{out} on V_B . Applying emitter degeneration to the top pairs will mean that the gain of the top pairs is fixed ($G_m = 1/R_e$). We have lost the ability to vary G_m with the tail current, thus we have lost the ability to multiply!



(understanding/bookwork) [8]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

5(b) Referring to figure 5.2,

$$I_{C6} = I_{C7}$$

$$I_{C7} = I_{C5} + I_B$$

$$\Rightarrow I_{C5} - I_{C6} = I_{C5} - I_{C7} = -I_B$$

Recall for the top pairs of the balanced mixer

$$I_{out} = (I_{C5} - I_{C6}) \tanh(V_A/2V_t)$$

For signals ($V_A \ll 2V_t$),

$$I_{out} \cong (I_{C5} - I_{C6}) \cdot (V_A/2V_t)$$

$$I_{out} = -I_B V_A/2V_t$$

The output is linearly proportional to the two inputs, with no small signal approximation at I_B . Note that $(I_{C5} - I_{C6})$ are linearly related to I_B but I_{C5} & I_{C6} are themselves non linear.

(derivation/understanding) [5]

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

6.(a).

(i)

Advantages of LC ladder approach:


- Are relatively insensitive to component tolerances
- Are insensitive to parasitic capacitances as each node usually has an associated design capacitance that can be reduced so as to compensate for the parasitic
- Component values for an extensive range of filter specifications can be extracted from normalised tables .

Passives are unsuitable for IC implementations since:

- Integrated inductors are not generally available and if they are they have poor performance.
- A passive filter is not easily tuned for component variations.

(bookwork) [5]

(ii)




Ladder equations:

$$\begin{aligned}
 V_S &= V_{in} - V_1 & I_1 &= I_s - I_2 & V_2 &= V_1 - V_3 & I_3 &= I_2 - I_4 & V_4 &= V_3 - V_5 & I_5 &= I_4 - I_{RL} & V_{out} &= V_5 \\
 I_s &= V_s / R_s & V_1 &= I_1 / sC_1 & I_2 &= V_2 / sL_2 & V_3 &= I_3 / sC_3 & I_4 &= V_4 / sL_4 & V_5 &= I_5 / sC_5 & I_{RL} &= V_{out} / R_L
 \end{aligned}$$

(Application of methodology) [3]

Signal Flow Graph:



(Application of methodology) [3]

Department of Electrical and Electronic Engineering Examinations 2003

Confidential

Model Answers and Mark Schemes

First Examiner:

Julius Georgiou

Paper Code:

EE 4.17

Second Examiner:


Esther Rodriguez -Villegas

A04

Question Number etc. in left margin


Mark allocation in right margin

Scaled Signal Flow Graph:



(Application of methodology) [2]

Implementation using amplifiers and summing integrators:



(Application of methodology) [2]

6.(b)

Considering M1, M2 and M5:

$$I_{d1} - I_{d2} = (I_s + I_{d5}) - (I_s - I_{d5}) = 2I_{d5}$$

Assuming $V_{ds5} < V_{gs5} - V_{th5}$:

$$I_{d5} = 2\beta(V_{gs5} - V_{th5})V_{ds5} - \beta V_{ds5}^2 \\ = GV_{ds5} - \beta V_{ds5}^2$$

$$V_{ds5} = V_{d5} - V_{s5} = V_{in} - V_{gs1} + V_{gs2}$$

$$V_{gs1} = \sqrt{(I_{d1}/\beta_1)} + V_{th1}$$

$$V_{gs2} = \sqrt{(I_{d2}/\beta_2)} + V_{th2}$$

Assuming M1 and M2 are matched (equal β and V_{th}), body effect is negligible (V_{th} is constant), and $V_Q \gg V_{in}$ and β is large, thus $V_{gs1}, V_{gs2} \approx \text{constant}$,

Department of Electrical and Electronic Engineering Examinations 2003		Confidential	
Model Answers and Mark Schemes		First Examiner:	Julius Georgiou
Paper Code:	EE 4.17 AO4	Second Examiner:	Esther Rodriguez -Villegas
Question Number etc. in left margin		Mark allocation in right margin	

$$\text{Thus } V_{ds5} = V_{in} - V_{gs1} + V_{gs2} \approx V_{in}$$

$$I_{d1} - I_{d2} = 2I_{d5} = 2(G_5 V_{in} - \beta_5 V_{in}^2)$$

Similarly

$$I_{d3} - I_{d4} = 2I_{d6} = 2(G_6 V_{in} - \beta_6 V_{in}^2)$$

Output current

$$\begin{aligned} I_{out} &= (I_{d3} - I_{d4}) - (I_{d1} - I_{d2}) \\ &= 2[G_6 V_{in} - 2\beta_6 V_{in}^2] - 2[G_5 V_{in} - 2\beta_5 V_{in}^2] \\ &= 2(G_6 - G_5) V_{in} \quad \text{assuming } \beta_5 = \beta_6 \end{aligned}$$

$$G_5 = 2\beta_5 (V_{gs5} - V_{th5}) = 2\beta_5 (V_A - V_{S5} - V_{th5})$$

$$G_6 = 2\beta_6 (V_{gs6} - V_{th6}) = 2\beta_6 (V_B - V_{S6} - V_{th6})$$

Assuming $V_{th5} = V_{th6}$ & $V_{S5} = V_{S6}$
(ie matched M1->M4), then

$$G_6 - G_5 = 2\beta (V_B - V_A)$$

Thus

$$I_{out}/V_{in} = 4\beta (V_B - V_A)$$

(semi-new derivation) [5]