





1. (a) Figure 1.1 shows the architecture of a Hartley receiver, where LOB is the output of the local oscillator,  $\phi_1$  and  $\phi_2$  are the phase shifts of the phase shifters and IF1, IF2 and LOA are the intermediate outputs. Assuming that the incoming RF signal is  $RF = A\cos(\omega_A t + \phi_A) + B\cos(\omega_B t + \phi_B)$ , explain how the system works by answering the following questions:

- (i) Write expressions for IF1 and IF2.
- (ii) Write expressions for the signals at the output of the filters.
- (iii) Write an expression for the signal at the output of the phase shifter  $\phi_2$ .
- (iv) Write an expression for IF Out.
- (v) If  $\phi_1 = 90^\circ$ , what should be the value of  $\phi_2$  to avoid signal distortion and ensure image rejection?

[10]

(b) Of all the frequencies that must be rejected by a superheterodyne receiver, why is the image frequency so important?

[5]

(c) A superheterodyne receiver is tuned to receive an RF signal of 612MHz, and the local oscillator frequency ( $f_L = \omega_L / 2\pi$ ) is at 660MHz. Calculate the IF and image frequency.

[5]




Figure 1.1

2. For the differential pair in Figure 2.1:

(a) Find the value of  $I_{out} = I_{d1} - I_{d2}$  when  $I_{s1} = 50 \mu A$  and  $V_d = 0.1 V$ . Assume that  $\beta_{M1} = \beta_{M2} = \beta_1 = 0.1 \text{ mA/V}^2$  (subscript  $M_i$  refers to transistor  $M_i$ ).

[10]

(b) If another differential pair is cross-coupled to the circuit in Figure 2.1 (see Figure 2.2) where the value of  $\beta$  for the new transistors is  $\beta_{M3} = \beta_{M4} = \beta_2 = 0.2 \text{ mA/V}^2$ , explain how you would choose the value of  $I_{s2}$  to get a linear transfer characteristic. What is the value of the transconductance for this circuit?

[10]




Figure 2.1




Figure 2.2

3. (a) Enumerate the three main sources of noise in a MOS transistor. Give expressions for the power spectral density of noise associated to each one of them. Which one of them is least significant compared to the others and why?

[6]

- (b) Draw a small signal equivalent for noise in an nMOS transistor. For the equivalent noise model referred to the input at the gate, as shown in Figure 3.1, find expressions for  $v_n^2$  and  $i_n^2$ .

[7]




Figure 3.1

- (c) Find the equivalent noise power at the input of the following system in a bandwidth between 1MHz and 20MHz. You can give the final solution as a function of Boltzmann's constant, the temperature, the transconductance of the transistor and  $f_c$ . Justify any assumptions.

[7]




Figure 3.2

4. (a) The circuit in Figure 4.1 is an integrator circuit based on a linearised transconductor. Derive expressions for  $i_{d1}-i_{d2}$ ,  $i_{d3}-i_{d4}$  and  $i_{out}=(i_{d1}-i_{d2})-(i_{d3}-i_{d4})$ .

[10]




Figure 4.1

- (b) What is the current flowing through the integrating capacitance  $i_c$ ? Find a differential equation for the voltage across the capacitance ( $V_{out}$ ).

[5]

- (c) Sketch the voltage across the capacitance ( $V_{out}$ ) versus the time from 0 to 20  $\mu\text{s}$ , giving a value for the maximum and the minimum  $V_{out}$  if the differential input  $V_d$  is 1V from 0 to 10  $\mu\text{s}$  and -1V from 10  $\mu\text{s}$  to 20  $\mu\text{s}$  (see Figure 4.2). Assume that  $C_c=100\text{ pF}$ ,  $\beta=0.1\text{ mA/V}^2$ ,  $V_b=1\text{ V}$  and  $V_{ss}=0\text{ V}$ . Assume that initially  $V_{out}=0$ .

[5]




Figure 4.2

This page is intentionally left blank.

5. (a) Figure 5.1 shows a Gilbert multiplier. Explain how it works by answering the following questions:

(i) The Gilbert multiplier is a modification of the circuit in Figure 5.2. Find an expression for the output current ( $I_{out}=I_{o1}-I_{o2}$ ) for the circuit in Figure 5.2 as a function of  $V_a$ , the thermal voltage  $V_t$ ,  $I_{q1}$  and  $I_{q2}$ .

(ii) Assuming that  $V_a < 5mV$  and the tail currents can be written as  $I_{q1}=I_q+gmV_b$  and  $I_{q2}=I_q-gmV_b$ , what is the value of  $I_{out}$  in Figure 5.2 as a function of  $V_a$ ,  $V_b$ ,  $gm$  and  $V_t$ ?

(iii) Assuming that  $V_b < 5mV$  and based on (i) and (ii) give an expression for the value of  $I_{out}=I_{o1}-I_{o2}$  in the Gilbert multiplier (Figure 5.1) as a function of  $I_q$ ,  $V_a$ ,  $V_b$  and the thermal voltage  $V_t$ .

[10]

(b) Explain why the circuit in Figure 5.3 is an improved version of the circuit in Figure 5.1. Why can we not use degeneration resistors in the top differential pairs as well?

[10]




Figure 5.1






Figure 5.2




Figure 5.3

6. (a) Find the transfer function for the system in Figure 6.1. [4]
- (b) How would you choose the coefficients in the block diagram ( $\tau_1, \tau_2, Q, k_0, k_1$  and  $k_2$ ) to implement a bandpass filter with resonant frequency  $\omega_0=1$  rad/sec, quality factor  $Q=2$  and gain  $K=1$ ? [3]
- (c) How would you choose the coefficients in the block diagram ( $\tau_1, \tau_2, Q, k_0, k_1$  and  $k_2$ ) to implement a high pass filter with resonant frequency  $\omega_0=1$  rad/sec, quality factor  $Q=20$  and gain  $K=1$ ? [3]
- (d) Write the ladder state equations for the LC ladder filter in Figure 6.2. Draw the signal flow graph. Draw the scaled signal flow graph. [5]
- (e) Show how the circuit can be implemented using five integrators and two amplifiers. [5]




Figure 6.1




Figure 6.2

<b>Department of Electrical and Electronic Engineering Examinations 2004</b>			<b>Confidential</b>
--	--	--	---------------------

Model Answers and Mark Schemes

First Examiner:

Esther Rodriguez-Villegas

Paper Code: E4.17/A04

Second Examiner:

David Haigh

1.

(a) (theory)

Local oscillator :

$$\text{LOA} = 2 \cos(\omega_L t - \phi_1)$$

$$\text{LOB} = 2 \cos \omega_L t$$

RF signal :

$$A \cos(\omega_A t + \phi_A) + B \cos(\omega_B t + \phi_B)$$

where  $\omega_A = (\omega_L - \omega_{IF})$  is the wanted signal, and  $\omega_B = (\omega_L + \omega_{IF})$  is the image.

After mixing { Recall  $2\cos X \cos Y = \cos(X-Y) + \cos(X+Y)$  and  $\cos(-X) = \cos(X)$  }

$$\begin{aligned} \bullet \text{ IF1} &= 2A \cos(\omega_A t + \phi_A) \cos(\omega_L t - \phi_1) + 2B \cos(\omega_B t + \phi_B) \cos(\omega_L t - \phi_1) \\ &= A \cos((\omega_L - \omega_A)t - \phi_1 - \phi_A) + A \cos((\omega_L + \omega_A)t - \phi_1 + \phi_A) \\ &\quad + B \cos((\omega_B - \omega_L)t + \phi_B + \phi_1) + B \cos((\omega_B + \omega_L)t + \phi_B - \phi_1) \end{aligned}$$

$$\begin{aligned} \bullet \text{ IF2} &= 2A \cos(\omega_A t + \phi_A) \cos \omega_L t + 2B \cos(\omega_B t + \phi_B) \cos \omega_L t \\ &= A \cos((\omega_L - \omega_A)t - \phi_A) + A \cos((\omega_L + \omega_A)t + \phi_A) \\ &\quad + B \cos((\omega_B - \omega_L)t + \phi_B) + B \cos((\omega_B + \omega_L)t + \phi_B) \end{aligned}$$

Lowpass filter removes sum components:

$$\begin{aligned} \bullet \text{ IF1} &= A \cos((\omega_L - \omega_A)t - \phi_A - \phi_1) + B \cos((\omega_B - \omega_L)t + \phi_B + \phi_1) \\ &= A \cos(\omega_{IF} t - \phi_A - \phi_1) + B \cos(\omega_{IF} t + \phi_B + \phi_1) \end{aligned}$$

$$\begin{aligned} \bullet \text{ IF2} &= A \cos((\omega_L - \omega_A)t - \phi_A) + B \cos((\omega_B - \omega_L)t + \phi_B) \\ &= A \cos(\omega_{IF} t - \phi_A) + B \cos(\omega_{IF} t + \phi_B) \end{aligned}$$

After phase shift  $-\phi_2$ :

$$\bullet \text{ IF1} = A \cos(\omega_{IF} t - \phi_A - \phi_1 - \phi_2) + B \cos(\omega_{IF} t + \phi_B + \phi_1 - \phi_2)$$

$$\bullet \text{ IF2} = A \cos(\omega_{IF} t - \phi_A) + B \cos(\omega_{IF} t + \phi_B)$$

<b>Department of Electrical and Electronic Engineering Examinations 2004 Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code: E4.17	Second Examiner:	David Haigh

Adding signals IF1 and IF2 :

$$\begin{aligned}
 \text{IFOut} &= A \cos(\omega_{\text{IF}}t - \phi_A - \phi_1 - \phi_2) + A \cos(\omega_{\text{IF}}t - \phi_A) \\
 &\quad + B \cos(\omega_{\text{IF}}t + \phi_B + \phi_1 - \phi_2) + B \cos(\omega_{\text{IF}}t + \phi_B) \\
 &= 2A \cos\left(\frac{\phi_1 + \phi_2}{2}\right) \cos\left(\omega_{\text{IF}}t - \phi_A - \frac{\phi_1 + \phi_2}{2}\right) + 2B \cos\left(\frac{\phi_1 - \phi_2}{2}\right) \cos\left(\omega_{\text{IF}}t + \phi_B + \frac{\phi_1 - \phi_2}{2}\right)
 \end{aligned}$$

To avoid signal distortion, we require  $\cos\frac{\phi_1 + \phi_2}{2} = 1$  i.e.  $\frac{\phi_1 + \phi_2}{2} = 2n\pi$

To ensure image rejection, we require  $\cos\frac{\phi_1 - \phi_2}{2} = 0$  i.e.  $\frac{\phi_1 - \phi_2}{2} = \frac{(2n+1)\pi}{2}$

e.g.  $\phi_1 = 90^\circ$   $\phi_2 = -90^\circ$

[10]

**(b) (bookwork)**

Because the image frequency will be downconverted/upconverted to the same frequency the frequency of interest is upconverted/downconverted.

[5]

**(c) (new computed example)**

The image frequency is 708MHz and the IF frequency is 48MHz.

[5]

<b>Department of Electrical and Electronic Engineering Examinations 2004 Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code: E4.17	Second Examiner:	David Haigh

**2. (new computed example)**

Assuming matched transistors in saturation:

$$V_d = V_{gs1} - V_{gs2} = \frac{\sqrt{I_{d1}} - \sqrt{I_{d2}}}{\sqrt{\beta}} \quad I_s = I_{d1} + I_{d2}$$

Solving these simultaneous equations gives a solution for  $I_{d1}$  and  $I_{d2}$ :

$$I_{d1} = \frac{I_s}{2} + \frac{I_s}{2} \sqrt{\frac{2\beta V_d^2}{I_s} - \frac{\beta^2 V_d^4}{I_s^2}} \quad I_{d2} = \frac{I_s}{2} - \frac{I_s}{2} \sqrt{\frac{2\beta V_d^2}{I_s} - \frac{\beta^2 V_d^4}{I_s^2}}$$

$$I_{out} = I_{d1} - I_{d2}$$

$$= I_s \sqrt{\frac{2\beta V_d^2}{I_s} - \frac{\beta^2 V_d^4}{I_s^2}} = V_d \sqrt{2\beta I_s} \sqrt{1 - \frac{V_d^2 \beta}{2I_s}}$$

This gives for a value for the output current of 9.95  $\mu\text{A}$ .

**[10]****(b) (new computed example)**

For a single transistor:

$$I_d = I_{d0} + \left(\frac{\partial I_d}{\partial V_{in}}\right) V_{in} + \left(\frac{\partial^2 I_d}{\partial V_{in}^2}\right) \frac{V_{in}^2}{2} + \left(\frac{\partial^3 I_d}{\partial V_{in}^3}\right) \frac{V_{in}^3}{6} + \dots$$

where the derivatives are evaluated at the quiescent point  $I_d = I_{d0}$

For the circuit above:

$$I_{out} = (I_{d1} - I_{d2}) - (I_{d3} - I_{d4})$$

$$\begin{aligned} \text{Thus } I_{out} = & \frac{V_d}{2} \left( \left(\frac{\partial I_d}{\partial V_d}\right)_1 + \left(\frac{\partial I_d}{\partial V_d}\right)_2 - \left(\frac{\partial I_d}{\partial V_d}\right)_3 - \left(\frac{\partial I_d}{\partial V_d}\right)_4 \right) \\ & + \frac{V_d}{48} \left( \left(\frac{\partial^3 I_d}{\partial V_d^3}\right)_1 + \left(\frac{\partial^3 I_d}{\partial V_d^3}\right)_2 - \left(\frac{\partial^3 I_d}{\partial V_d^3}\right)_3 - \left(\frac{\partial^3 I_d}{\partial V_d^3}\right)_4 \right) \end{aligned}$$

where  $\left(\frac{\partial^n I_d}{\partial V_d^n}\right)_m$  is the  $n^{\text{th}}$  derivative of the  $m^{\text{th}}$  transistor

<b>Department of Electrical and Electronic Engineering Examinations 2004 Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code: E4.17	Second Examiner:	David Haigh

Since M1 and M2 are matched, and M3 and M4 are matched, then

$$\left(\frac{\partial^n I_d}{\partial V_d^n}\right)_1 = \left(\frac{\partial^n I_d}{\partial V_d^n}\right)_2 \quad \text{and} \quad \left(\frac{\partial^n I_d}{\partial V_d^n}\right)_3 = \left(\frac{\partial^n I_d}{\partial V_d^n}\right)_4$$

To eliminate the third harmonic term, the transistors should be scaled appropriately so that  $\left(\frac{\partial^3 I_d}{\partial V_d^3}\right)_1 = \left(\frac{\partial^3 I_d}{\partial V_d^3}\right)_3$  however we must ensure that  $\left(\frac{\partial I_d}{\partial V_d}\right)_1$  and  $\left(\frac{\partial I_d}{\partial V_d}\right)_3$  don't also cancel.

$$\text{First order derivative } \frac{\partial I_d}{\partial V_d} = \sqrt{\beta I_s} \quad \text{Third order derivative } \frac{\partial^3 I_d}{\partial V_d^3} = \sqrt{\beta^3 / 8 I_s}$$

For cancellation of the third order coefficients:

$$(\beta_1/\beta_2)^{3/2} = \sqrt{(I_{s1}/I_{s2})} \quad \text{thus} \quad \frac{(W_1/L_1)^3}{(W_2/L_2)^3} = \frac{I_{s1}}{I_{s2}}$$

Hence, the value of  $I_{s2}$  should be  $400\mu\text{A}$ .

The total transconductance will then be:

$$g_m = \left(\frac{\partial I_d}{\partial V_d}\right)_1 - \left(\frac{\partial I_d}{\partial V_d}\right)_2 = \sqrt{I_{s1}/\beta_1} - \sqrt{I_{s1}/\beta_2}$$

$$g_m = -0.7\text{mS}$$

[10]

<b>Department of Electrical and Electronic Engineering Examinations 2004    Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code:        E4.17	Second Examiner:	David Haigh

**3. (a) (bookwork)**

In a MOSFET, there are three main sources of noise:

(i) *Thermal noise* due to the resistance of the channel:

$$i_{nd}^2 = \frac{8kTg_m\Delta f}{3} A^2$$

This noise source can also be represented by an equivalent channel resistance  $r_d = 3/2g_m$ .

(ii) *Flicker (1/f) noise* in series with the gate:

$$v_{ng}^2 = \frac{k_f \Delta f}{C_{ox}WLf} V^2$$

$k_f$  is a flicker noise coefficient which is process dependent. Note that the  $1/f$  noise is inversely proportional to gate area, thus bigger devices are less noisy.


(iii) *Shot noise* due to the gate-source leakage current:

$$i_{ng}^2 = 2qI_g\Delta f A^2 \quad (\text{often neglected since negligible})$$

The shot noise is negligible because in modern processes the current at the gate is 0.

**[6]****(b) (bookwork)**

Equivalent noise model:



<b>Department of Electrical and Electronic Engineering Examinations 2004 Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code: E4.17	Second Examiner:	David Haigh

$$v_n^2 = \frac{i_{nd}^2}{g_m^2} + v_{ng}^2 = \frac{8kT}{3g_m} + \frac{k_f}{WLCox f} V^2$$

$$i_n^2 = i_{ng}^2 = 2qI_g \Delta f A^2$$

[7]

**(c) (new computed example)**

The only important noise is thermal. The flicker noise is negligible for frequencies in the range of MHz. Hence:

$$Noise = \int_{10^6}^{(20 \cdot 10^6)} \frac{8kT}{3g_m} \left( 1 + \frac{f^2}{f_c^2} \right) df = \frac{8kT}{3g_m} \left[ 19 \cdot 10^6 + \frac{8 \cdot 10^{21}}{3f_c^2} \right]$$

[7]



**Department of Electrical and Electronic Engineering Examinations 2004 Confidential**

Model Answers and Mark Schemes

First Examiner:

Esther Rodriguez-Villegas

Paper Code: E4.17

Second Examiner:

David Haigh

**4.****(a) (bookwork)**

It's a linearised transconductor

Assuming all devices have equal  $\beta$ :

$$I_{d1} - I_{d2} = \beta V_d (V_{c1} - V_{th})$$

$$I_{d3} - I_{d4} = \beta V_d (V_{c2} - V_{th})$$

$$\text{where } V_{c1} = \frac{V_{gs1} + V_{gs2}}{2} \quad \text{and} \quad V_{c2} = \frac{V_{gs3} + V_{gs4}}{2}$$

$$\text{Thus } I_{out} = (I_{d1} - I_{d2}) - (I_{d3} - I_{d4})$$

$$= \beta V_d (V_{c1} - V_{c2}) = \beta V_d (V_b - V_{ss})$$

**[10]****(b) (new theory)**

$$i_c = \frac{i_{out}}{2} \quad C_c \frac{dV_{out}}{dt} = \frac{i_{out}}{2}$$

**[5]****(c) (new theory and computed example)**

$$V_{out} = \frac{1}{C_c} \int_{t_1}^{t_2} \frac{\beta}{2} \cdot (V_b - V_{ss}) \cdot V_d \cdot dt$$

Solving that equation for the first  $10\mu\text{s}$ :

$$V_{out} = 5 \cdot 10^5 \cdot t$$

This gives a maximum value of 5V. Hence, between  $10\mu\text{s}$  and  $20\mu\text{s}$ :

$$V_{out} = 5 - 5 \cdot 10^5 \cdot (t - 10^{-5}) \text{ and the minimum value for } t=20\mu\text{s} \text{ will be 0.}$$

**Department of Electrical and Electronic Engineering Examinations 2004 Confidential**

Model Answers and Mark Schemes


First Examiner:

Esther Rodriguez-Villegas

Paper Code: E4.17

Second Examiner:

David Haigh




**[5]**

<b>Department of Electrical and Electronic Engineering Examinations 2004 Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code: E4.17	Second Examiner:	David Haigh

5.

(a) (theory)

For the sake of clarity, let us draw the Gilbert multiplier as follows:



The analysis of that circuit yields,

$$\begin{aligned}
 I_{o1} - I_{o2} &= (I_{c1} - I_{c2}) + (I_{c3} - I_{c4}) \\
 &= I_{q1} \tanh(V_a/2V_t) + I_{q2} \tanh(-V_a/2V_t) \\
 &= (I_{q1} - I_{q2}) \tanh(V_a/2V_t) \\
 &= (I_{q1} - I_{q2}) (V_a/2V_t) \quad (\text{if } V_a < 5 \text{ mV})
 \end{aligned}$$

If the lower current sources are driven differentially with a small signal input  $V_b$ :

$$\begin{aligned}
 I_{q1} &= I_q + g_m V_b \quad \text{and} \quad I_{q2} = I_q - g_m V_b \\
 \text{then} \\
 I_{out} &= I_{o1} - I_{o2} = 2g_m V_b (V_a/2V_t) = V_a V_b (g_m/V_t)
 \end{aligned}$$

To generate the balanced currents  $I_{q1}$  and  $I_{q2}$  :

**Department of Electrical and Electronic Engineering Examinations 2004 Confidential**

Model Answers and Mark Schemes


First Examiner:

Esther Rodriguez-Villegas

Paper Code: E4.17

Second Examiner:

David Haigh



$$I_{q1} = I_{c5} = (1 + X)I_q/2$$

$$I_{q2} = I_{c6} = (1 - X)I_q/2$$

where  $X = \tanh(V_b/2V_t)$

For small input signals ( $V_b \ll V_t$ ) then  $X \cong V_b/2V_t$  :

$$I_{q1} = \frac{I_q + g_m V_b}{2}$$

$$I_{q2} = \frac{I_q - g_m V_b}{2}$$

$$\text{where } g_m = \frac{I_q}{2V_t}$$

$$\text{Thus } I_{out} \cong \frac{I_q}{4V_t^2} V_a V_b$$

[10]

(b) **(bookwork)**

The double-balanced multiplier gives linear multiplication for small input signal levels only. The linear input dynamic range of the second input  $V_b$  applied to the bottom transistors (Q5, Q6) can be extended by using emitter degeneration (linear compression). However we do not want to use emitter degeneration in the top transistors (Q1-Q4) because the gain of these devices will no longer be dependent on the tail current (i.e. we will have lost the ability to multiply!).

The dynamic range of  $V_a$  can be extended by pre-distorting the input signal :

**Department of Electrical and Electronic Engineering Examinations 2004 Confidential**

Model Answers and Mark Schemes


First Examiner:

Esther Rodriguez-Villegas


Paper Code: E4.17

Second Examiner:

David Haigh



The differential voltage ( $V_1 - V_2$ ) is taken as the input to the (mixing) differential pair



<b>Department of Electrical and Electronic Engineering Examinations 2004    Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code:        E4.17	Second Examiner:	David Haigh

$$V_1 - V_2 = V_t \ln(I_{c1}/I_s) - V_t \ln(I_{c2}/I_s) = V_t \ln(I_{c1}/I_{c2})$$

$$\text{But } V_1 - V_2 = V_t \ln(I_b/I_a)$$

$$\text{Thus } \frac{I_{c1}}{I_{c2}} = \frac{I_b}{I_a} = \frac{(1 - X)}{(1 + X)}$$

$$I_{c1} = (1 - X) \frac{I_{q2}}{2}, \quad I_{c2} = (1 + X) \frac{I_{q2}}{2}$$

$$\text{where } X = \frac{V_a}{I_{q1} R_e}$$

$$I_{out} = (I_{c2} - I_{c1}) = \frac{I_{q2} V_a}{I_{q1} R_e}$$

The linear range is extended by using the degeneration resistor  $R_e$ . Multiplication can be achieved by using a second input to control the tail current  $I_{q2}$ . Again, a balanced arrangement should be used to eliminate the amplified term, and leave the multiplication term.

**[10]**

<b>Department of Electrical and Electronic Engineering Examinations 2004    Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code:        E4.17	Second Examiner:	David Haigh

6.

(a) **bookwork**

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{k_2 s^2 + k_1 s + k_0}{s^2 + s/(\tau_2 Q) + 1/(\tau_1 \tau_2)}$$

[4]

(b) **(new computed example)**

$$Q=2, \tau_2=1, k_1=0.5, k_2=0, k_0=0, \tau_1=1$$

[3]

(c) **(new computed example)**

$$Q=20, \tau_1=1, \tau_2=1, k_2=1, k_1=0, k_0=0$$

[3]

(d) **(bookwork)**

$$\begin{aligned} V_1 &= V_{in} - V_2 \\ I_1 &= V_1/R_1 \end{aligned}$$

$$\begin{aligned} I_2 &= I_1 - I_3 \\ V_2 &= I_2/sC_2 \end{aligned}$$

$$\begin{aligned} V_3 &= V_2 - V_4 \\ I_3 &= V_3/sL_3 \end{aligned}$$

$$\begin{aligned} I_4 &= I_3 - I_5 \\ V_4 &= I_4/sC_4 \end{aligned}$$


$$\begin{aligned} V_5 &= V_4 - V_6 \\ I_5 &= V_5/sL_5 \end{aligned}$$

$$\begin{aligned} I_6 &= I_5 - I_7 \\ V_6 &= I_6/sC_6 \end{aligned}$$


$$\begin{aligned} V_7 &= V_6 \\ I_7 &= V_7/R_7 \end{aligned}$$

<b>Department of Electrical and Electronic Engineering Examinations 2004 Confidential</b>		
Model Answers and Mark Schemes	First Examiner:	Esther Rodriguez-Villegas
Paper Code: E4.17	Second Examiner:	David Haigh

Signal flow graph:




Scaled signal flow graph:



[5]

(e) (bookwork)



[5]