

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2005

MSc and EEE PART III/IV: MEng, BEng.and ACGI

Corrected Copy

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Wednesday, 11 May 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible First Marker(s) : C. Toumazou
Second Marker(s) : D. Haigh

This page is intentionally left blank.

1. (a) Figure 1 shows a partially-designed two-stage CMOS op-amp required to give a voltage gain of approximately 83 dB. Given that the technology is a fixed 5μm length double metal CMOS process, design the channel width of output driver transistor Q8 to achieve the required voltage gain specification. Aspect ratios of all other devices are shown on the circuit. Assume all bulk effects are negligible and that the voltage gain of level shifting buffer Q11 is approximately unity. Device model parameters are given below. [12]
- (b) Estimate the gain bandwidth product and slew rate for your op-amp design. Where would you connect two additional NMOS devices in Figure 1 to significantly increase the voltage gain of the op-amp? [4]
- (c) Briefly explain the function of transistor Q13. [4]

CMOS TRANSISTOR MODEL PARAMETERS

MODEL PARAMETERS	$K_p (\mu A/V^2)$	$\lambda (V^{-1})$	$V_{T0} (V)$
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 1

2. Advances in bipolar process technology have led to the development of a new generation of high speed, constant bandwidth operational amplifiers (op-amps) known as current-feedback op-amps.

(a) Briefly discuss these technological advances and, with the aid of a macromodel, explain the theoretical concept of current-feedback and how it results in constant bandwidth amplification.

[10]

(b) The circuit shown in Figure 2 is a typical architecture for a current-feedback op-amp. Very briefly explain the operation of the circuit and comment upon why the slew rate of such an op-amp architecture can potentially be greater than $1000 \text{ V}/\mu\text{s}$.

[5]

(c) Using the op-amp as a closed-loop non-inverting voltage amplifier and design the amplifier to have a voltage gain of 100 at a fixed bandwidth of approximately 10 MHz.

[5]




Figure 2

This page is intentionally left blank.

3. Figures 3(a), 3(b) and 3(c) show the basic design of three integrated circuit precision integrators.

(a) Derive an expression for the time constant of each integrator. Assume that the sampled-data integrators of Figure 3(b) and (c) are driven by non-overlapping clocks and that the switches are ideal. [15]

(b) Figure 3(d) shows an active RC biquadratic filter. Replace the filter with a switched capacitor equivalent and design the filter to give a 10 kHz cut-off frequency. The filter design is based on a Butterworth low pass filter with a clocking frequency of $f_c = 250$ kHz. [5]




Figure 3(a)




Figure 3(b)




Figure 3(c)




Figure 3(d)

4. Figure 4 (a, b, c, and d) show four popular biasing schemes typically used in analogue integrated circuits.

(a) Briefly explain the function of each of the circuits in Figure 4 (a, b, c and d) and derive expressions for the constant output parameter in each case, clearly indicating component design requirements and any approximations you have made. You may ignore bulk effects in the CMOS circuits.

[16]

(b) Design the constant current generator of Figure 4(c) to give an output current of $5 \mu\text{A}$. Assuming R is a polysilicon resistor with a temperature coefficient of $1500 \text{ ppm}/^\circ\text{C}$, calculate the fractional temperature coefficient of the circuit at room temperature.

[4]




Figure 4(a)




Figure 4(b)




Figure 4(c)




Figure 4(d)

5. (a) Two high-performance analogue-to-digital converters are the current-mode algorithmic converter and the sigma-delta converter. Sketch a typical architecture for ONE of these converter types and explain its principles of operation.

[10]

- (b) Assume that the maximum resolution of any sampled-data converter is limited by switch noise (KT/C), calculate the maximum resolution of a stereo-audio system running at a sample rate of 40 kHz. Assume a MOSFET switch aspect ratio (W/L) = $1/8$, transconductance parameter $K_p = 20 \mu A/V^2$ and a device threshold voltage $V_T = 1 V$. The on voltage of the switch is a 5 V reference (i.e. $V_{GSon} = V_{ref} = 5 V$). You may also assume that the switch settles in 10τ (where τ = time constant) over one period of the clock frequency.

Boltzmanns constant $k = 1.38 \times 10^{-23} J/K$ and the ambient temperature is 300 K.

[10]

This page is intentionally left blank.

- 6 (a) Figure 6(a) shows a folded cascode connection. What is the main advantage of this design over the more classical cascode connection? Show via a brief sketch how the architecture of Figure 6(a) can be used to form the basis of a single stage folded cascode operational amplifier (op-amp). [6]
- (b) Give one advantage and disadvantage of a single stage over a two-stage op-amp. Figure 6(b) shows a two-stage CMOS op-amp. Estimate the low-frequency differential voltage gain and gain-bandwidth product of the amplifier. Aspect ratios of all devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below. [11]

Answer one of the following:

- (c) The gain-bandwidth product, voltage gain and slewrate of the op-amp of Figure 6(b) are below the desired specification. Explain qualitatively a minimum sequence of parameter change so that the op-amp design satisfies all of its specifications. [3]
- or
- (d) Explain why a resistor in series with the compensation capacitor C in Figure 6(b) can significantly improve the amplifier's phase margin. [3]

CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	K_p ($\mu A/V^2$)	λ (V^{-1})	V_{T0} (V)
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 6(a)




Figure 6(b)

EJ-01

ACI

ANALOGUE IC AND SYSTEMS

EXAM SOLUTIONS

2005

Solutions all Time!

C. TOUMAZOU

MARCH 2005

Question ①

①.

Required gain $\approx 83 \text{ dB}$.

$$A_1 \text{ (1st stage)}, A_1 = \frac{g_{m6}}{[g_{o6} + \frac{g_{o4} g_{o4}}{g_{m4}}]}$$

$$\text{From } I_D = \beta (V_{GS} - V_T)^2$$

$$g_m = 2\sqrt{\beta I_D} \quad \text{where } \beta = k_n \omega / 2L$$

$$\therefore g_{m6} = \sqrt{2 \times 30 \times 10^{-6} \times 10^{-6} \times 5} = 5.477 \text{ mS}$$

$$g_{m4} = \sqrt{2 \times 20 \times 10^{-6} \times 10^{-6} \times 2} = 2.83 \times 10^{-5} \text{ S}$$

$$g_{o6} = \lambda_n I_{D6} = 0.02 \times 10^{-6} \times 5 = 2 \times 10^{-7} \text{ S}$$

$$g_{o4} = g_{o2} = \lambda_p I_{D4} = 0.03 \times 10 \times 10^{-6} \times 2 = 3 \times 10^{-7} \text{ S}$$

$$\therefore A_1 = 269.57 = 48.6 \text{ dB.} \quad \text{--- ⑥}$$

$$\text{Gain of 2nd stage } A_2 \approx 83 - 48.6 \approx 34 \text{ dB}$$

$$\therefore A_2 \approx \frac{g_{m8}}{(g_{o8} + g_{o9})} \approx 50$$

$$\therefore g_{m8} = 2\sqrt{\beta_8 I_{D8}} = 50 I_{D8} (\lambda_n + \lambda_p)$$

$$\beta_8 = 25 (\lambda_n + \lambda_p)^2 I_{D8} = 25 (0.05 \beta_n \times 20 \times 10^{-6})^2$$

$$= 3.125 \times 10^{-5}$$

$$\text{Since } \beta_8 = \frac{k_p \omega}{2L} \Rightarrow (\omega/L)_8 = 3.125 \times 10^{-5} \text{ A/V}^2$$

$$\therefore \underline{\underline{W_8 = 16 \mu\text{m}}} \quad \text{--- ⑥}$$

b) $G \cdot B \text{ product} \approx 8 \text{ mb}/\text{cc}$

$\approx 5.477 \times 10^{-5} / 3 \text{ pF} = 18.25 \times 10^6 \text{ rad/s}$

$f = (18.25 / 2\pi) \times 10^6 \text{ Hz}$

2.9 MHz


S. Rate = $I_0 / C_c = (20 \times 10^{-6} / 3 \text{ pF}) = \underline{\underline{6.66 \text{ V}/\mu\text{s}}}$

-(4)

c) Two additional devices could be used to cascode Q_5 and Q_6 , now fully cascoded resulting in a voltage gain

of $(g_m / g_o)^2 / 2$

CASCODE



c) The function of Q_{13} is to simulate an active resistor.


$R \approx \frac{1}{2\beta(V_{DS} - V_T)}$. Its function is to

provide feedforward compensation and eliminate the undesirable RHP pole Z_{out} . with R, $Z = [g_m / C_c]$, with R $Z = 1 / (k_{oms} - R) C_c$.

-(4)

Qna

The most significant technological breakthrough was introduction of vertical PNP transistors and 'true complementary' bipolar technology.



$Z_T(s) = Z_{T0} / (1 + jf/C_p) \Rightarrow$ hp dom net pole
From model

$$I_f = (V_o - V_s) / R_f$$

$$I_1 = (V_s / R_i)$$

$$V_o = Z_T(s) I = Z_T(s) (I_1 - I_f)$$

From above

$$(V_o/V_s) = (1 + R_f/R_i) \left(\frac{Z_T(s)}{R_f + Z_T(s)} \right) \quad (5)$$

substitute for $Z_T(s)$, and assume $Z_{T0} \gg R_f$

$$(V_o/V_s)_{s=j\omega} = (1 + R_f/R_i) \left[\frac{Z_{T0}}{Z_{T0} + R_f} \right] \left[\frac{1}{(1 + jf/C_p) \frac{(Z_{T0} + R_f)}{R_f}} \right]$$

Again assuming $Z_{T0} \gg R_f$

$$(V_o/V_s)_{s=j\omega} = (1 + R_f/R_i) \frac{1}{(1 + f/C_B \frac{R_f}{R_f})}$$

Q12) - cont.

where $G.B = f_p \approx 10$

$$f_{p\text{closed}} \approx (G.B / R_F)$$

$R_F \rightarrow$ Gain, $R_F \rightarrow$ Bandwidth.

Gain / bandwidth independence.


(5)

b). Q_1, Q_2, Q_3 and Q_4 will be chosen from class AB input voltage buffer between τ and $-$ input. Diodes ensure good matching. Cascode mirrors ($Q_9 - Q_{12}$), ($Q_5 - Q_8$) sense output currents buffer (input current into $(-ve)$ terminal) via collectors of Q_3 and Q_4 respectively. Z (high impedance gain node). $Q_{13} - Q_{15}$ form class AB output buffer \rightarrow low impedance output terminal.
 (- compensation capacitors

(5)

slew-rate high because of class AB input stage, bias I_D does not limit slew rate

c/.



$$A_{cl} = (1 + \frac{R_2}{R_1})$$

$$R_2 = 4k$$

$$R_1 = 402$$

$$f_p = \frac{1}{2\pi Z_T C}$$

$$\therefore f_{pc} = 10MHz = \frac{1}{2\pi C R_2}$$

$$\text{knowing } C = 4pF \Rightarrow R_2 = 3.98k \approx \underline{\underline{4k}}$$

(5)

Question 3

(a) Floating integrated RC integrator.

Double mos differential

$$R = \frac{V_{IN} - (-V_{IN})}{(I_1 - I_2)} = \frac{1}{2\beta(V_{C1} - V_{C2})}$$

$$\tau \approx RC = \frac{C}{2\beta(V_{C1} - V_{C2})} \quad \text{--- (4) (5)}$$

(b) Differential, parasitic insensitive SC integrator. During one switch phase C_1 charges to $(V_1 - V_2)$ such that $I_{C1} = 1/T (V_1 - V_2) C$ or $f_c C_1 (V_1 - V_2)$ where $f_c =$ clock frequency.

During the 2nd clock phase

$$I_{C1} = I_{C2} = j\omega C_2 V_0$$

$$\therefore V_0 = \frac{C_1}{C_2} \left[\frac{f_c}{j\omega} \right] (V_1 - V_2)$$

Assumes $f_c \gg 2\pi/\omega$

$$\tau \approx \left[\frac{C_2}{C_1 f_c} \right] \rightarrow \text{--- (4) (5)}$$

Question 3 cont

c/. Switched current integrator.

$$\phi_2(n-1) \Rightarrow$$

$$I_2(n-1) = I_B + I_{in}(n-1) + I_o(n-1)$$

Durng ϕ_1 of period(n)

$$I_1(n) = 2I_B - I_2(n-1) = I_B - I_{in}(n-1) - I_o(n-1)$$

$$\Rightarrow I_o(n) = I_{in}(n-1) + I_o(n-1)$$

in Z domain

$$\log(z) [1 - z^{-1}] = \lim(z) z^{-1}$$

$$H(z) = \frac{\log(z)}{\lim(z)} = \frac{z^{-1}}{(1-z^{-1})(z-1)} = \left(\frac{1}{z^2 - 1} \right)$$

Since $z = e^{j\omega T} \approx (1 + j\omega T)$ for $\omega T \ll 1$


$$\therefore H(z) = 1/j\omega T \text{ and so}$$

$$\underline{\underline{N = T}}$$

⑤

Question 3d

Possible SC equivalent:-



For RC

$$f_0 = 1/2\pi C_2 R, \quad Q = R_2/R$$

$$H_{BP} = -R_2/R_1, \quad H_{LP} = R/R.$$

SC
$$f_0 = \frac{C_1}{2\pi C_2}, \quad Q = C_1/C_3$$

For buttworth $Q = 1/\sqrt{2}, \quad \sqrt{2} = C_3/C_1$

$$\text{and } C_2/C_1 = (f_c/f_0)(1/2\pi) = 39.8$$

if $C_1 = \underline{1\text{ pF}}, \quad C_2 = \underline{39.8\text{ pF}}, \quad C_3 = \underline{1.41\text{ pF}}$

Q4.

- a) Bandgap reference. Output voltage reference independent of temperature.
Assumes $V_{BE} \approx -2.5 \text{ mV}/^\circ\text{C}$
Analysis $\beta \gg 1$

$$V_{BE3} - V_{BE2} = V_{TH} (\ln I_1 / I_2) = I_2 R$$

$$\text{Thus } V_0 = V_{BE3} + (R_2/R_3) (V_T) \ln I_1/I_2$$

$$\text{For } dV_0/dT = 0, \text{ then } (R_2/R_3) \ln I_1/I_2 \approx 24.5, V_0 = 1.283 \text{ V} \quad (4)$$

- b) V_{GS} multiplier. Can replace stacked diodes with a single resistor for biasing purposes.

$$V_0 \approx V_{GS} [1 + R_2/R_1]$$

$$\approx (1 + R_2/R_1) [V_T + \sqrt{I_D/\beta}] \quad (4)$$

- c) PTAT (proportional to absolute temperature) constant current source/sink. The output current is virtually independent of VBE and power supply voltages. Diode char I_{S3} and R_1 form automatic start-up circuitry ensures circuit behaves in correct output state. (4)

Analysis - Assumes matched devices $\beta \gg 1$

$$\text{then } I_0 = \Delta V_{BE} / R = [V_T \ln(I_{N1}/I_0)] (I_{S3}/I_{S1}) / R$$

$$(I_{S3} = 2I_{S1}) \text{ then } \underline{I_0 = (V_T \ln 2) R} \quad \rightarrow$$

Question 4 - continued.

Fig 4d \Rightarrow

Regulated cascode current sink,
 since drain-source voltage of Q_1 is
 regulated by the feedback amplifier

Q_2 the current has a very high
 output impedance equivalent to that
 of a double cascode.

$$\text{Analysis, } I_0 = \beta (V_a - V_T)^2$$

assume FET Q_1 is saturated

(4)

$$b) I_0 = (V_{TM}^2) / R$$

assuming $V_T = 25 \text{ mV}$ at 300°K

then $R = 3.465 \text{ k}\Omega$.

$$T_{CF} = \frac{1}{V_T} \frac{\partial V_T}{\partial T} - \frac{1}{R} \frac{\partial R}{\partial T}$$

$$= \frac{1}{T} - \left(\frac{1}{R} \frac{\partial R}{\partial T} \right)$$

$$= \left(\frac{1}{300} \right) - 1500 \times 10^{-6}$$



$$= \underline{\underline{1.833 \text{ ppm}/^\circ\text{C}}}$$

(4)

Question 5

Algorithmic Converter

1 Bit



BRIS C ARCHITECTURE

Question 5 - cont

If $2I_{IN} < I_{ref}$

Comp sees low, digital output = 0

and analogue output $2I_{IN}$

If $2I_{IN} > I_{ref}$, comp output goes high, digital = 1

and analogue output $(2I_{IN} - I_{ref})$


Analogue output consequently feeds into following 'bit', which

performs exactly the same function.

The process is repeated as many times as necessary to achieve desired

resolution.

(10)



Question 5 - cont

Coarse quantization at high sampling rate combined with negative feedback and digital filters to achieve increased resolution at lower sampling rates.

A means of trading resolution in time for resolution in amplitude avoiding the need for precision analogue components.

Negative feedback produces coarse estimate that oscillates about the true value of the input, the digital filter averages the coarse estimate to give a finer approximation.

Feedback A/D + integrator \rightarrow

quantization error to have a high frequency spectrum, filtered out by digital filter.

Noise shaped and all high frequency noise filtered away very high


(S/N) at low frequency.

(10)

Question 5 cont

$$DR \triangleq V_{\text{ref}} / \text{noise} = 2^N$$

Switch



RMS noise of switch capacitor

$$\sqrt{\frac{kT}{C}}$$

Assume $f_c = \frac{1}{10RC}$, then

Solving for C gives

$$DR = 2^N = V_{\text{ref}} / \sqrt{kT \cdot 10 \cdot R \cdot f_c}$$

$$R_{\text{on}} = \frac{1}{2\beta(V_{\text{DD}} - V_T)} \approx \frac{1}{(2\beta \times 4)}$$

$$\beta = \left[\frac{kW}{2L} \right]$$

Can now find DR at 40 kHz

(10)


Solution should be completed.

Question 6

a)

main advantage is that signal path is folded giving a balance between input and output allowing supply voltage to be reduced.

②



Extra notes if C_{mF} circuit connected.

④

Question 6 - Cont

b) Suse stage

Advantage :- High speed
Good phase margin

Disadvantage :- lower gain
Lower CMVR/output swing.

②

OP-AMP 3(b)

$$v_{out} \text{ gain} = -g_{m2} / (sC_2 + g_{o4})$$

$$(sC_2 + g_{o4}) = I_{D2} (t_n + t_p) =$$

$$5 \times 10^{-6} \times 0.05 = 2.5 \times 10^{-7} \text{ s}$$

$$g_{m2} = 2 \sqrt{\beta_2 I_{D2}} \Rightarrow \beta_2 = \frac{k_p}{2} \left(\frac{W}{L} \right)_2 = 7.5 \times 10^5$$

$$g_{m2} = 3.87 \times 10^{-5} \text{ S}$$

$$A_1 = \underline{\underline{-154.9}}$$

$$(sC_6 + g_{o6}) = I_{D6} (t_n + t_p)$$

$$= 20 \times 10^{-6} \times 0.05$$

$$= 10 \times 10^{-7} \text{ s}$$

$$g_{m6} = 2 \sqrt{\beta_6 I_{D6}} \Rightarrow \beta_6 = \frac{k_p}{2} \left(\frac{W}{L} \right)_6$$

$$= 1.6 \times 10^{-4} \text{ A/V}$$

Question 6(b) continued.

$$\Rightarrow \delta m b = 1.13 \times 10^{-4}$$

$$A_2 = -113$$

$$A_{TOTAL} = A_1 A_2 = 17503$$

$$G.B \text{ product} = \frac{\omega_{m2}}{2\pi f_c} = \underline{4.1 \text{ MHz}}$$

Last Part

a) To increase gain and G.B product
then ω_1 and ω_2 should be increased.

To increase slew rate \Rightarrow IS increased
or C_c reduced (easier)

b) Sequence

1/ increase IS \rightarrow slew rate increase

2/ increase $\omega_{1,2} \rightarrow$ increase
gain and G.B.

OR introduce R $\frac{1}{R} \parallel C_c$ (improves ϕ margin)

Feedforward compensation, eliminates RHP zero

Zero given by $z = -\delta m b / C_c$

with R $\Rightarrow z = -1 / (1/\delta m b - R) C_c$