

Paper Number(s): **E1.2**  
**ISE1.2**

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE  
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING  
EXAMINATIONS 2001

EEE/ISE PART I: M.Eng., B.Eng. and ACGI

**DIGITAL ELECTRONICS I**

Wednesday, 13 June 10:00 am

There are FIVE questions on this paper.

Question 1 is compulsory.

Answer THREE questions, including Question 1.

Time allowed: 2:00 hours

*corrected  
copy*

Examiners: Naylor, P.A. and Coonick, A.H.

**[Question 1 is compulsory]**


1. a) State De Morgan's Theorem and hence minimise the function [4]

$$f = A\bar{B}C + B.C + A\bar{C}.$$

- b) Which one of the following statements best describes the expression 'setup time'? [4]

- (i) The amount of time a clock signal must wait before making a transition,
- (ii) The period of time before a clock transition during which the input data can't change,
- (iii) The interval of time prior to a clock transition during which a change in data could cause metastability,
- (iv) The time taken for a device to arrive in a stable state,
- (v) The duration of time taken by a device for its output to respond to changes in its input.

- c) Determine the Boolean function  $f$ . [4]



- d) An 8-bit microprocessor register contents is displayed as \$A1 where \$ indicates hexadecimal. What is the corresponding decimal value assuming 2's complement binary format? [4]

Convert the decimal number 3.14 into BCD.

Convert the decimal number 3.25 into single precision binary floating-point format.

- e) Draw the Karnaugh map of the following function: [4]

$$f = A\bar{B} + C(\bar{D} \oplus (A \oplus B)) + A\bar{C}.D$$

State the number of gates required to implement this function, not counting inverters.

2. a) Describe the architecture of PALs with the aid of one or more illustrative diagrams. [4]

Indicate clearly how a PAL device would be programmed to implement a full adder. [4]

- b) A 64x1-bit ROM is programmed as indicated in the table below. Deduce a minimal Boolean expression for the output in terms of the inputs. [7]

	Col 0 Cells 0-7	Col 1 Cells 8-15	Col 2 Cells 16-23	Col 3 Cells 24-31	Col 4 Cells 32-39	Col 5 Cells 40-47	Col 6 Cells 48-55	Col 7 Cells 56-63
Row 0	1	1	0	0	0	0	0	0
Row 1	1	0	0	0	0	0	0	0
Row 2	0	0	0	0	0	0	0	0
Row 3	0	0	0	0	0	0	0	0
Row 4	1	0	0	0	0	0	0	0
Row 5	1	0	0	0	0	0	0	0
Row 6	0	0	0	0	0	0	0	0
Row 7	0	1	0	0	0	0	0	0

- c) Show how a multiplexer with two data inputs can be used to implement a 2-input OR gate. [5]
3. A warning indicator is to be designed using four red LEDs arranged in a line, spaced by 1.5 cm. To alert the user to danger, the LEDs are to light in the following repeating pattern.

Time Instant	LED3	LED2	LED1	LED0
1	⊙	⊙	○	○
2	○	⊙	⊙	○
3	○	○	⊙	⊙
4	○	⊙	⊙	○
5	⊙	⊙	○	○
6	○	⊙	⊙	○
Etc.				

The symbol ○ indicates the LED is off; ⊙ indicates the LED is on.

Design a synchronous state machine to control the LEDs. Show the details of the design and sketch a circuit diagram of your state machine. [17]

State how you would connect the LEDs to the state machine outputs. [3]

4. Consider the number  $X$  as a 4-bit signed 2's complement binary number formed from the bits  $X_3, X_2, X_1$  and  $X_0$ . Design a circuit to compute the square of  $X$ , giving the result also in signed 2's complement binary. Show in your design relevant truth tables and all other working. [20]

Sketch the resulting circuit diagram of your circuit.

5. Derive the Boolean equations of a single bit comparator with input bits  $A, B, >$  and  $<$  and outputs  $A > B$  and  $A < B$ , where the inputs  $>$  and  $<$  are override inputs. Sketch the corresponding circuit diagram. [7]

Show how your comparator can be used to compare two 4-bit signed 2's complement numbers. [7]

Determine the best-case and worst-case time to make a 4-bit comparison if each gate (including inverters) has a propagation delay of  $T$  seconds. Give examples of bit patterns for the two 4-bit numbers which correspond to the best-case and worst-case timing. [6]

# Digital Electronics I 2001 Solutions

$$1. a) \overline{X \cdot Y} = \bar{X} + \bar{Y} \quad , \quad \overline{X + Y} = \bar{X} \cdot \bar{Y}$$

$$f = A\bar{B}C + BC + A\bar{C} = A(\bar{B} + \bar{C}) + BC$$

$$= A(\overline{BC}) + BC = A + BC$$

b) iii

$$c) f = \bar{C}D + C\bar{D}P \quad , \quad P = \bar{A}\bar{B} + \bar{A}B + A\bar{B}E$$

$$d) |A| = 10100001 = -127 + 32 + 1 = -94$$

$$3.14 = 0011,00010100 \text{ (BCD)}$$

$$3.25 = 01000000 \quad \overbrace{10100\dots}^{22 \text{ bits}}$$

e)

f	AB			
	00	01	11	10
00	0	0	0	1
01	0	0	1	1
11	0	1	0	1
10	1	0	1	1

6 gates



c)

A	B	S	Output
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Let  $B = 0$  then  
Output =  $A + S$

3) 4 states required  $\Rightarrow$  2 state variables  
 $Q_1, Q_0$

Transition table

$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$	$L_3$	$L_2$	$L_1$	$L_0$
0	0	0	1	1	1	0	0
0	1	1	0	0	1	1	0
1	0	1	1	0	0	1	1
1	1	0	0	0	1	1	0

Next-state logic

$Q_0^+$	$Q_0$	
	0	1
$Q_1$	0	1
	1	0

$Q_0^+ = \overline{Q_0}$


$Q_1^+$	$Q_0$	
	0	1
$Q_1$	0	1
	1	0

$Q_1^+ = Q_0 \oplus Q_1$

Output Logic

$$L_3 = \overline{Q_1} \cdot \overline{Q_0}, \quad L_2 = \overline{Q_1} + Q_0$$

$$L_1 = Q_1 + Q_0, \quad L_0 = Q_1 \cdot \overline{Q_0}$$



The LEDs will require a current of the order of a milliamp. Connect using appropriate driver.



4.

$x_3$	$x_2$	$x_1$	$x_0$	$Q_7$	$Q_6$	$Q_5$	$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	1	0	0	1
0	1	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	1	1	0	0	1
0	1	1	0	0	0	1	0	0	1	0	0
0	1	1	1	0	0	1	1	0	0	0	1
1	0	0	0	0	1	0	0	0	0	0	0
1	0	0	1	0	0	1	1	0	0	0	1
1	0	1	0	0	0	1	0	0	1	0	0
1	0	1	1	0	0	0	1	1	0	0	1
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	0	0	1	0	0	1
1	1	1	0	0	0	0	0	0	1	0	0
1	1	1	1	0	0	0	0	0	0	0	1

$Q_7 = Q_1 = 0$ ,  $Q_6 = x_3 \cdot \bar{x}_2 \cdot \bar{x}_1 \cdot \bar{x}_0$ ,  $Q_0 = x_0$

$x_1 x_0$

$Q_5$	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	0	0	0
10	0	1	0	1

$x_3 x_2$

$x_1 x_0$

$Q_4$	00	01	11	10
00	0	0	0	0
01	1	1	1	0
11	1	0	0	0
10	0	1	1	0

$Q_5 = \bar{x}_3 \cdot x_2 \cdot x_1$   
 $+ x_3 \cdot \bar{x}_2 \cdot (x_1 \cdot x_0 + x_1 \cdot \bar{x}_0)$

$Q_4 = \bar{x}_3 \cdot x_2 \cdot x_0 + x_2 \cdot \bar{x}_1 \cdot \bar{x}_0$   
 $+ x_3 \cdot \bar{x}_2 \cdot x_0$

		X <sub>1</sub> X <sub>0</sub>			
Q <sub>3</sub>		00	01	11	10
X <sub>3</sub> X <sub>2</sub>	00	0	0	1	0
	01	0	1	0	0
	11	0	1	0	0
	10	0	0	1	0

		X <sub>1</sub> X <sub>0</sub>			
Q <sub>2</sub>		00	01	11	10
X <sub>3</sub> X <sub>2</sub>	00	0	0	0	1
	01	0	0	0	1
	11	0	0	0	1
	10	0	0	0	1

$$Q_3 = X_2 \cdot \bar{X}_1 \cdot X_0 + \bar{X}_2 \cdot X_1 \cdot X_0$$

$$Q_2 = X_1 \cdot \bar{X}_0$$

Circuit diagrams follow directly from these equations


5.

A	B	>	<	A > B	A < B
0	0	0	0	0	0
0	1	0	0	0	1
1	0	0	0	1	0
1	1	0	0	0	0
0	0	0	0	0	0
0	1	1	0	1	0
1	0	1	1	0	0
1	1	0	0	0	0

>, <	A, B				A, B			
	00	01	11	10	00	01	11	10
>	0	0	0	1	0	1	0	0
<	0	0	0	0	1	1	1	1
=	0	0	0	0	0	0	0	0
	1	1	1	1	0	0	0	0

$$A > B = \overline{A_3} \cdot \overline{B_3} + A_3 \cdot B_3 \cdot \overline{A_2} \cdot \overline{B_2} \cdot \overline{A_1} \cdot \overline{B_1} \cdot \overline{A_0} \cdot \overline{B_0}$$

$$A < B = \overline{A_3} \cdot \overline{B_3} + A_3 \cdot B_3 \cdot \overline{A_2} \cdot \overline{B_2} + A_3 \cdot B_3 \cdot \overline{A_1} \cdot \overline{B_1} + A_3 \cdot B_3 \cdot \overline{A_0} \cdot \overline{B_0}$$



- if  $A_3 > B_3 \rightarrow A$  is negative,  $B$  positive :  $A < B$
- if  $A_3 < B_3 \rightarrow A$  is positive,  $B$  negative :  $A > B$
- if  $A_3 = B_3 \rightarrow$  result depends on unsigned comparison of  $A[2..0]$  with  $B[2..0]$ .

Implemented using 3-layer logic, each comparator requires 3T seconds. Best case is  $A_0/B_0$  comparison only, eg 0000/0001, corresponding to 3T seconds. Worst case is  $4 \times 3T$  seconds eg 1000/0000

7 & 7 E1.2