NOTE: There are 11 Questions in all.

- Question 1 is compulsory and carries 16 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Answer any THREE Questions each from Part I and Part II. Each of these questions carries 14 marks.
- Any required data not explicitly given, may be suitably assumed and stated.
Q. 1 Choose the correct or best alternative in the following:
a. The pole zero pattern of a certain filter is shown in Fig. below. The filter must be
(A) low pass.
(B) high pass.
(C) all pass.
(D) band pass.

b. For the logic circuit shown in Fig. below, the output $y$ is equal to
(A) $\overline{\mathrm{ABC}}$.
(B) $\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C}$.
(C) $\overline{\mathrm{AB}}+\overline{\mathrm{BC}}+\overline{\mathrm{A}}+\overline{\mathrm{C}}$.
(D) $\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}$.

c. 2's complement representation of 16 bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is
(A) 0 .
(B) 1 .
(C) 32,767 .
(D) 65,535 .
d. A pulse train with a frequency of 1 MHz is counted using a module 1024 ripple counter built with JK flipflops. For proper operation of the counter, the maximum propagation delay per flipflop stage is
(A) $0.1 \mu \mathrm{~s}$.
(B) $10 \mu \mathrm{~s}$.
(C) $1 \mu \mathrm{~s}$.
(D) $0.01 \mu \mathrm{~s}$.
e. The output voltage $V_{0}$ for the following circuit is
(A) 6 V .
(B) 4 V .
(C) 5 V .
(D) 3 V .

f. The threshold voltage of an n-channel MOSFET can be increased by
(A) increasing the channel dopant concentration.
(B) reducing the channel dopant concentration.
(C) reducing the gate oxide thickness.
(D) reducing the channel length.
g. A dynamic RAM consists of
(A) 6 transistors.
(B) 2 transistors and 2 capacitors.
(C) 1 transistor and 1 capacitor.
(D) 2 capacitors only.
h. A PLA can be used
(A) as a microprocessor.
(B) as a dynamic memory.
(C) to realize sequential logic.
(D) to realize a combinational logic.

PART I
Answer any THREE Questions. Each question carries 14 marks.
Q. 2 a. Find the output voltage of the following circuit assuming ideal op-amp behaviour.

b. How is pole-zero compensation achieved in an op-amp?
c. Explain how a sawtooth wave can be generated using an op-amp.
Q. 3 Explain the operation of
(i) Sample and hold circuit.
(ii) Anti log amplifier.
(iii) Four quadrant analog multiplier.
Q. 4 a. Show that the system shown in Fig. below is a double integrator. Assume ideal op-amp.

b. Design an active second order band pass filter with a centre frequency of 2 KHz , a bandwidth of 150 Hz and a midband gain of 20 . Derive the equations used.
Q. 5 a. Explain with necessary timing diagram, the function of a dual slope A to D converter deriving the necessary expressions for the same.
b. For a 12 bit ADC, the normal full scale output is 12 volts. Determine
(i) resolution.
(ii) Input voltage corresponding to all 1's at the output.
(iii) Weightage of MSB.
Q. 6 a. Find the value of $R^{1}$ in the circuit shown below for generating sinusoidal oscillations and determine an expression for frequency of oscillation.

b. In the CMOS inverter circuit shown the input $\mathrm{V}_{\mathrm{i}}$ makes a transition from $\mathrm{V}_{\mathrm{OL}}(\mathrm{OV})$ to $\mathrm{V}_{\mathrm{OH}}(5 \mathrm{~V})$. Determine the high to low propagation delay time ( $\mathrm{t}_{\mathrm{phL}}$ ) when it is driving a capacitive load of 20 pF . Device data :
NMOS: $\quad \mathrm{V}_{\mathrm{TN}}=1 \mathrm{~V} . \mathrm{k}_{\mathrm{N}}=\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{OX}} \quad\left(\frac{\mathrm{W}}{\mathrm{L}}\right)_{\mathrm{n}}=40 \mu \mathrm{~A} / \mathrm{V}^{2}, \quad \lambda=0$;
PMOS : $\quad \mathrm{V}_{\mathrm{TH}}=-1 \mathrm{~V}, \quad \mathrm{k}_{\mathrm{p}}=\mu_{\mathrm{p}} . \quad \mathrm{C}_{\mathrm{OX}}\left(\frac{\mathrm{W}}{\mathrm{L}}\right)_{\mathrm{P}}=20 \mu \mathrm{~A} / \mathrm{V}^{2}, \quad \lambda=0$.
Neglect body effect.


## PART II

Answer any THREE Questions. Each question carries 14 marks.
Q. 7 a. In a certain application, four inputs A, B, C, D (all are available in complemented and uncomplemented forms) are fed to a logic circuit, producing an output F which operates a relay. The relay turns on when $\mathrm{F}(\mathrm{ABCD})=1$ for the following states of the inputs $(\mathrm{ABCD}) ; 0000,0010$, $0101,0110,1101$ and 1110. States 1000 and 1001 do not occur and for the remaining states, the relay is off. Minimise F and realize it using minimum number of 3-input NAND gates.
b. The circuit diagram of a synchronous counter is shown below. Determine the sequence of states of the counter assuming that the initial state is ' 000 '. Give your answer in a tabular form showing the present state, next state and the JK inputs. From the table determine the modulus of the counter.

Q. 8 a. Design a full adder using Multiplexers.
b. A ROM is to be used to implement the Boolean functions given below :
$F_{1}(A, B, C, D)=A B C D+\bar{A} \bar{B} \bar{C} \bar{D}$
$\mathrm{F}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=(\mathrm{A}+\mathrm{B})(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C})$
$F_{3}(A, B, C, D)=\sum(13,15)+\sum_{\phi}(3,5)$
(i) What is the minimum size of the ROM required?
(ii) Determine the data in each location of the ROM.
Q. 9 a. For the CMOS monostable multivibrator shown in Fig. below, $\mathrm{R}=50 \mathrm{~K} \Omega$, $\mathrm{C}=0.01 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ and the CMOS NOR gates have a threshold of 1.5 volts, $\mathrm{V}_{\mathrm{i}}$ is a trigger pulse ( $\tau_{\mathrm{P}} \ll \mathrm{RC}$ ) as shown.

(i) Plot $V_{0}$ and $V_{R}$ as function of time.
(ii) Write the equation for $V_{R}(t)$, for $t>0$.
(iii) Find the time period of the output pulse.
b. A new clocked $\mathrm{X}-\mathrm{Y}$ flipflop is defined with two inputs, X and Y in addition to the clock input. The flipflop functions as follows :
If $X Y=00$, the flipflop changes state with each clock pulse.
If $\mathrm{XY}=01$, the flipflop state Q becomes 1 with the next clock pulse.
If $\mathrm{XY}=10$, the flipflop state Q becomes 0 with the next clock pulse.
If $\mathrm{XY}=11$, no change of state occurs with the clock pulse.
(i) Write the truth table for the $\mathrm{X}-\mathrm{Y}$ flipflop.
(ii) Write the excitation table for the $\mathrm{X}-\mathrm{Y}$ flipflop.
(iii) It is desired to convert a JK flipflop to the X-Y flipflop (as mentioned above) by adding some external gates, if necessary. Draw a circuit to show how will you implement the X-Y flipflop using JK flipflop.
Q. 10 a. Design a 4 bit adder cum subtractor using shift registers.
b. Discuss how interfacing is achieved between
(i) TTL and CMOS gates.
(ii) TTL and ECL gates.
Q. 11 Write explanatory notes on (Any FOUR):
(i) PLA.
(ii) CCD.
(iii) Schottky diode as a switch.
(iv) IC power amplifiers.
(v) Parity check generator.
(vi) Switched mode power supply.

NOTE: There are 11 Questions in all.

- Question 1 is compulsory and carries 16 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Answer any THREE Questions each from Part I and Part II. Each of these questions carries 14 marks.
- Any required data not explicitly given, may be suitably assumed and stated.
Q. 1 Choose the correct or best alternative in the following:
a. Output voltage $\left(\mathrm{V}_{\text {out }}\right)$ of the circuit shown below is approximately
(A) -2 V .
(B) $-2 \times 10^{5} \mathrm{~V}$.
(C) $\alpha$.
(D) -18 V .

b. In switching capacitor circuit, the value of resistor corresponding to switched capacitor of value $1.5 \mu \mathrm{f}$ and switching frequency 10 KHz is
(A) $0.015 \Omega$.
(B) $66.6 \Omega$.
(C) $1.5 \times 10^{-10} \Omega$.
(D) $0.666 \times 10^{10} \Omega$.
c. A 7-M-byte memory chip has the capacity of
(A) $7 \times 10^{6}$ bits .
(B) $56 \times 10^{6}$ bits .
(C) $7 \times 10^{20}$ bits .
(D) $7 \times 10^{23}$ bits .
d. A successive approximation ADC has a resolution of 20 mV . The digital output for an analog input of 2.17 V is
(A) 01101101 .
(B) 01101011 .
(C) 01110111 .
(D) 01101100 .
e. A square wave with a period of $10 \mu$ s drives a T-flip-flop. The period of the output signal will be
(A) $20 \mu \mathrm{~s}$.
(B) $10 \mu \mathrm{~s}$.
(C) $5 \mu \mathrm{~s}$.
(D) $100 \mu \mathrm{~s}$.
f. In comparison to Bipolar op-amps, the MOS op-amps are
(A) superior in quality.
(B) inferior in quality.
(C) quality is almost same.
(D) much much superior in quality.
g. A high pass RC filter acts as a pure differentiator when
(A) $\mathrm{RC} \ll \frac{1}{\mathrm{f}}$.
(B) $\mathrm{RC} \gg \frac{1}{\mathrm{f}}$.
(C) $\mathrm{RC}=\frac{1}{\mathrm{f}}$.
(D) $\mathrm{RC}=\alpha$.
h. Boolean expression $\overline{A(\overline{B+\bar{C}}) D}$ is equal to
(A) $\mathrm{A}+\overline{\mathrm{B}}+\overline{\mathrm{C}} \mathrm{D}$.
(B) $\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C}+\mathrm{D}$.
(C) $\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}+\overline{\mathrm{D}}$.
(D) $\overline{\mathrm{A}}+\mathrm{B}+\overline{\mathrm{C}}+\overline{\mathrm{D}}$.


## PART I

Answer any THREE Questions. Each question carries 14 marks.
Q. 2 a. Write biquadratic transfer function for lowpass, highpass, bandbass and band reject filters.
b. Using $A=\frac{A_{0} W_{p}}{S}$, verify that the circuit given in Fig. 1 below is a band pass filter.


Fig. 1
Q. 3 a. Derive the input impedance of a close loop non-inverting op-Amp. amplifier and show that it is greater than the open loop input impedance.
b. What is an analog multiplier? Compare in brief, the performances of 1 -quadrant, 2 -quadrant and 4 -quadrant multipliers.
Q. 4 a. Under what condition the circuit of Fig. 2 can function as a log-amplifier? Use ideal op-amps.

c
b. Draw an op-amp based sample and hold circuit and explain the operation.
Q. 5 a. Discuss the switching time of a transistor with the help of a pulse waveform at the input of a transistor.
b. Draw the circuit of a 4-quadrant Gilbert multiplier and derive its output. State the approximation made, if any.
Q. 6 Write short notes on any TWO of the following :
(i) Slew rate of op-amp.
(ii) Dual slope type of ADC.
(iii) Instrumentation Amplifier.
(iv) Multiple op-amps Biquad filter.
(7x2=14)
PART II
Answer any THREE Questions. Each question carries 14 marks.
Q. 7 a. Derive the necessary parameters to sketch and explain the transfer characteristic of the TTL circuit of Fig. 3 below :-

b. What are the problems associated with the interfacing of TTL with CMOS and Vice Versa? How can these problems be removed?
Q. 8 a. Implement a simplest PLA circuit for the Boolean function given below.

$$
\begin{aligned}
& \mathrm{F}_{1}(\mathrm{C}, \mathrm{~B}, \mathrm{~A})=\sum \mathrm{m}(0,2,4,6) \\
& \mathrm{F}_{2}(\mathrm{C}, \mathrm{~B}, \mathrm{~A})=\sum \mathrm{m}(2,3,4,5) \\
& \mathrm{F}_{3}(\mathrm{C}, \mathrm{~B}, \mathrm{~A})=\sum \mathrm{m}(2,3,5,6,7)
\end{aligned}
$$

b. Compare PROM, PAL and PLA with an example for each.
Q. 9 a. Discuss the rule of formation of CMOS network for arbitrary combinational function. Using this rule form the CMOS network for the function $\mathrm{f} . \quad \mathrm{f}=\overline{\mathrm{XY}+\mathrm{YZ}+\mathrm{ZX}}$
b. Design and explain a basic circuit to display a 3-digit number using only one 7 -segment decoder.
Q. 10 a. Design a digital circuit to compare two numbers A and B having 2-bit each for three outputs $\mathrm{A}>\mathrm{B}, \mathrm{A}=\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$. Use only $\mathrm{AND}, \mathrm{OR}$ NOT and NOR gates.
b. Implement a full adder circuit with MUX modules.
Q. 11 Write short notes on any TWO of the following :
(i) Compare between TTL and ECL family.
(ii) Shift Registers.
(iii) Memory organization.
(iv) Synchronous vs Asynchronous counters. (7 x $2=14)$

NOTE: There are 11 Questions in all.

- Question 1 is compulsory and carries 16 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Answer any THREE Questions each from Part I and Part II. Each of these questions carries 14 marks.
- Any required data not explicitly given, may be suitably assumed and stated.
Q. 1 Choose the correct or best alternative in the following:
a. The circuit shown in the Fig. 1 represents
(A) LPF.
(B) HPF.
(C) BPF.
(D) BSF.

b. The frequency limit for the circuit shown in Fig. 2 to operate as an integrator will be
(A) 1.6 Hz .
(B) 16 Hz .
(C) 160 Hz .
(D) 1.6 KHz .

c. The three basic second order filtering functions LP, BP and HP are performed simultaneously by a universal active filter that can be implemented using
(A) two integrator loop Biquad.
(B) Second order LCR resonator.
(C) single amplifier Biquad.
(D) both by (A) and (C).
d. The output of an op-amp voltage follower is a triangular wave shown in Fig. 3 below, for a square wave input of frequency 2 MHz and 10 V peak to peak. The slew rate of the op-amp is
(A) $14 \mathrm{v} / \mu \mathrm{sec}$.
(B) $28 \mathrm{v} / \mu \mathrm{sec}$.
(C) $12 \mathrm{v} / \mu \mathrm{sec}$.
(D) $24 \mathrm{v} / \mu \mathrm{sec}$.


0
e. The circuit at Fig. 4 gives an output Y given by
(A) $\mathrm{Y}=\overline{\mathrm{ABC}+\mathrm{D}}$.
(B) $\mathrm{Y}=\overline{(\mathrm{A}+\mathrm{B}+\mathrm{C}) \mathrm{D}}$.
(C) $\mathrm{Y}=\overline{\mathrm{AB}+\mathrm{CD}}$.
(D) $\mathrm{Y}=(\mathrm{A}+\mathrm{B}+\mathrm{C}) \mathrm{D}$.

f. A 4 bit ripple counter has a count of 1001 at some instant. The count after 23 pulses will be
(A) 1001 .
(B) 0000 .
(C) 1110 .
(D) 0110 .
g. The problem of current hogging is associated with
(A) DTL.
(B) ECL.
(C) TTL.
(D) DCTL.
h. A ripple counter uses flip flops having $\mathrm{t}_{\mathrm{pd}}=12 \mathrm{nsec}$. The largest mod counter that can be constructed from flip flops operated at 10 MHz is
(A) 128 .
(B) 256 .
(C) 64 .
(D) 16 .

## PART I

Answer any THREE Questions. Each question carries 14 marks.
Q. 2 a. What is the difference between open loop and closed loop gain of an op-amp? The dc open loop gain of an op-amp is $10^{5}$. What will be the open loop gain at its break frequency?
b. Does increasing the compensating capacitor increase or decrease the unity factor bandwidth? How fast can the output of an op-amp change by 10 V , if its slew rate is $1 \mathrm{~V} / \mu \mathrm{sec}$. Also find the maximum frequency for a sinewave output voltage of 10 V peak with an op-amp whose slew rate is 1 $\mathrm{V} / \mu \mathrm{sec}$.
c. For a non-inverting amplifier $\mathrm{R}=1 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{f}}=100 \mathrm{~K} \Omega$. The op-amp has the following specifications.
$\frac{\Delta \mathrm{V}}{\Delta \mathrm{T}}=30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
$\frac{\Delta \mathrm{I}}{\Delta \mathrm{T}}=0.3 \mathrm{nA} /{ }^{\circ} \mathrm{C}$. max
Assume that the amplifier is nulled at $25^{\circ} \mathrm{C}$. Calculate the value of the error voltage and the output voltage $V_{O}$ at $35^{\circ} \mathrm{C}$ if $\mathrm{V}_{\mathrm{i}}=1 \mathrm{mV}$ dc.
Q. 3 a. Explain with a circuit diagram, a two stage CMOS op-amp configuration. What is systematic offset? How can it be minimized?
b. For an instrumentation amplifier, show that the output voltage is given by $\mathrm{V}_{0}=\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}\left(1+\frac{2 \mathrm{R}^{\prime}}{\mathrm{R}}\right)\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)$
Where the symbols have usual significance.
Q. 4 Determine the ripple factor and order N of the network function that uses Chebyshev approximation to satisfy the following requirements

$$
\begin{array}{ll}
\alpha_{\max } \leq 0.5 \mathrm{~dB} & \Omega_{\mathrm{p}}=1 \mathrm{r} / \mathrm{s} \\
\alpha_{\min } \geq 30 \mathrm{~dB} & \Omega_{\mathrm{s}}=2 \mathrm{r} / \mathrm{s} \tag{14}
\end{array}
$$

Compare the value of N with Butterworth approximation for same specifications. Derive the necessary expressions.
Q. 5 a. What is a flash converter? Explain. Consider the design of a 4 bit flash ADC. How many comparators are required? For an input signal in the range of 0 to +10 V , what are the reference voltages needed? Show how they can be generated using a 10 V reference and several $1 \mathrm{~K} \Omega$ resistors. If a comparison is possible in 50 nsec and the associated logic requires 35 nsec , what is the maximum possible conversion rate? Indicate the digital code you expect at the output of the comparators and at the output of the logic for an input of
(i) 0 V
(ii) +5.1 V and
(iii) +10 V .
b. Write a note on IC power amplifiers.
Q. 6 With reference to any logic family, explain the following :
(i) Transfer characteristics.
(ii) Sourcing and sinking current.
(iii) DC Noise Margin and AC Noise Margin..
(iv) Totem pole TTL and Tristate TTL.
(v) Speed power product.

## PART II

Answer any THREE Questions. Each question carries 14 marks.
Q. 7 a. Design a BCD to excess-3 code converter using a diode ROM circuit.
b. Design a combinational circuit that converts a 4 bit reflected code number to a 4 bit binary number. Implement the circuit with exclusive OR gates.
Q. 8 a. Signals A, B, C, D and $\bar{A}$ are available. Using only one 8:1 MUX and no other gates, implement the function,
$\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\mathrm{BC}+\mathrm{AB} \overline{\mathrm{D}}+\overline{\mathrm{A}} \overline{\mathrm{C}} \mathrm{D}$
b. A clocked sequential circuit has 3 states A, B, C and input X. As long as $\mathrm{X}=0$, the circuit alternates between states A and B . If X becomes 1 (either in state A or B ), circuit goes to state C and remains in state C as long as $\mathrm{X}=1$. The circuit goes to state A if X becomes 0 again and then repeats the behaviour. Assume state assignments as $\mathrm{A}=00, \mathrm{~B}=01$ and $\mathrm{C}=10$.
(i) Draw the state diagram.
(ii) Prepare the state table.
(iii) Draw the circuit using D flip flops.
Q. 9 a. For the circuit shown in Fig. 5 below, sketch $V_{0}$ against time. Assume that all flip flops are reset to zero before the clock is applied.

b. (i) How many flip flops are required to build a binary counter circuit to count from 0 to 1023 ?
(ii) What is the frequency of the output of last flip flop for an input clock frequency of 5 MHz ?
(iii) What is the counter's MOD number?
(iv) If the counter is initially at zero, what will it hold after 2060 pulses?
(v) Does the maximum frequency of a counter depend on the modulus for

- Synchronous counter?
- Ripple counter?

Explain.
Q. 10 a. What is the difference between a 2 D organised memory and $21 / 2 \mathrm{D}$ organisation? Illustrate the $21 / 2 \mathrm{D}$ memory organisation for a 16 word, 1 bit / word memory.
b. Explain the difference between PLD, PAL and PLA.
c. Illustrate with a block diagram, $4 \mathrm{Mx} \times 1$ DRAM organisation using 8192 column 512 row cell array.
Q. 11 Write explanatory notes on any TWO :
(i) Sequence Generators.
(ii) Single Amplifier Biquad.
(iii) Analog Multipliers.
(iv) Switched capacitor filters. (7 x $2=14)$

## NOTE: There are 11 Questions in all.

- Question 1 is compulsory and carries 16 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Answer any THREE Questions each from Part I and Part II. Each of these questions carries 14 marks.
- Any required data not explicitly given, may be suitably assumed and stated.
Q. 1 Choose the correct or best alternative in the following:
a. The magnitude response $|\mathrm{H}(\mathrm{j} \omega)|$ of a Butterworth filter of order N has maximally flat characteristics because
(A) first N derivatives of $|\mathrm{H}(\mathrm{j} \omega)|$ are equal to 0 at $\omega=0$.
(B) first N -1derivatives of $|\mathrm{H}(\mathrm{j} \omega)|$ are equal to 0 at $\omega=0$.
(C) first $\mathrm{N}-1$ derivatives of $|\mathrm{H}(\mathrm{j} \omega)|$ are equal to 0 at $\omega=\infty$.
(D) first $N$ derivatives of $|H(j \omega)|$ are equal to 0 at $\omega=\infty$.
b. Input impedance of the OpAmp circuit shown in the fig. 1 is
(A) $\mathrm{R}_{2}+2 \mathrm{R}_{1}$
(B) $\mathrm{R}_{2}+\frac{\mathrm{R}_{1}}{2}$.
(C) $2 \mathrm{R}_{1}$.
(D) $\frac{\mathrm{R}_{1}}{2}$.
c. Output $\mathrm{V}_{0}$ for $\mathrm{V}_{\mathrm{i}}=1 \mathrm{~V}$ dc for the circuit shown in the fig. 2 will be
(A) 1.0 V .
(B) -0.5 V .
(C) 0.5 V .
(D) 0.0 V .

d. The Boolean expression $f(A, B, C, D)=\bar{A} C \bar{B}+B C \bar{D}+A \bar{C} D$ can equivalently be written, in terms of its minterms, as
(A) $\sum \mathrm{m}(2,3,6,14,9,13)$.
(B) $\sum \mathrm{m}(3,4,6,14,9,13)$.
(C) $\sum \mathrm{m}(2,3,6,14,8,12)$.
(D) $\sum \mathrm{m}(2,3,5,15,9,13)$.
e. The T-input of a negative edge triggered has been tied to logic ' 1 '. If its clock input is as shown in the fig.3, then ON and OFF time of its $\overline{\mathrm{Q}}$ out will be, respectively
(A) 0.2 ms and 1.8 ms .
(B) 1.8 ms and 0.2 ms .
(C) 0.5 ms and 0.5 ms .
(D) 1.0 ms and 1.0 ms .

f. Immediately after the inputs to a NAND RS flipflop are simultaneously switched from 00 to 11 , the output Q of the flipflop will
(A) be equal to ' 0 '.
(B) be equal to ' 1 '.
(C) race around.
(D) be unpredictable.
g. The circuit shown in the fig. 4 is a
(A) flipflop.
(B) sequential circuit.
(C) combinational circuit.
(D) parity checker.

h. A MOS differential amplifier has a large gain because
(A) the current through each driver transistor is a constant.
(B) sum of currents through both driver transistors is a constant.
(C) the load is a current source and offers a large resistance.
(D) there is a no feedback in the circuit.


## PART I

Answer any THREE Questions. Each question carries 14 marks.
Q. 2 The OpAmp shown in the circuit of fig. 5 has an open loop gain of 10000, input impedance of $1 \mathrm{M} \Omega$ and an output impedance of $1 \mathrm{~K} \Omega$.
(i) Determine $\mathrm{V}=\mathrm{V}_{+}-\mathrm{V}_{-}$if -2.1 V is applied between terminals A and
B.
(ii) Find the gain $\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{i}}}$ of this amplifier.
(iii) Find the gain of the amplifier when the input has a source resistance of $1 \mathrm{~K} \Omega$.

Q. 3 Consider the function $H(s)=K \frac{s^{2}-a s+b}{s^{2}+a s+b}$.
(i) Draw its pole-zero diagram.
(ii) Sketch magnitude and phase responses of this function.
(iii) For $\mathrm{K}=1$, draw a passive circuit to realize $\mathrm{H}(\mathrm{s})$.
(iv) Draw a block diagram circuit to realize this function using integrators, summers and multipliers.
Q. 4 Explain the working of a 12-bit dual-slope analog to digital converter using appropriate diagrams and derive the relevant expression for the digital output. If the input voltage is in range $(0 \mathrm{~V}, 10 \mathrm{~V})$ and the counter in the converter is given a clock of 1 MHz , determine
(i) the time taken for output of the integrator to reach its maximum value.
(ii) conversion time for input voltage $=5 \mathrm{~V}$, assuming reference voltage of -10 V .
Q. 5 a. Through proper sketches explain the electron density distribution in the base of a n-p-n Bipolar Junction Transistor when
(iv) in Active region
(v) in Saturation.

How will the explanation be different for a p-n-p transistor?
b. The input voltage V switches from +5 V to -10 V in diode circuit shown in the fig.6. Sketch the current through the diode and explain various regions of this waveform.

Q. 6 With short notes on any TWO of the following:
(i) DC level shifting in OpAmps.
(ii) Sample-and-Hold circuits and their applications.
(iii) Sensitivity of a single OpAmp Biquad.
(iv) MOS operational amplifiers.

PART II
Answer any THREE Questions. Each question carries 14 marks.
Q. 7 a. A portion of TTL gate circuit is shown in the Fig.7(a), where the transistor Q has $\beta=100$. Base-to-emitter voltage of the transistor is equal to 0.7 V when it is in active region and 0.75 V when Q is in saturation. Determine the output voltage V if the current $\mathrm{I}=2.5 \mathrm{~mA}$.
b. Both NMOS and PMOS transistors in the circuit of Fig.7(b) have a threshold voltage of 2 V and equal characteristic constants. Determine the value of input voltage $V_{i}$ and the range of output voltage for which both transistors will be in saturation.

Q. 8 a. Determine the Boolean function implemented by the multiplexer circuit shown in the fig. 8 (a).

b. A 3-to-8 decoder has two enable inputs E1 and $\overline{\mathrm{E} 2}$ as shown in fig. 8 (b). Write a truth table showing the outputs $\mathrm{O}_{0}-\mathrm{O}_{7}$ in terms of inputs $\mathrm{A}_{0}-\mathrm{A}_{7}$.

(5)
c. With the help of a diagram using Full-adders, explain the working of a 4-bit parallel addition/subtraction of 2's complement numbers.
Q. 9 a. Explain the working of a positive-edge-triggered Master-Slave JK flipflop. What are its advantages over a normal JK flipflop? If all NAND gates used in the flipflop have a propagation delay of 5 ns , compute the delay of the Master-Slave.
b. Design a circuit to generate the sequence 100010 using JK flipflops and logic gates as required.
Q. 10 a. What is the function of the circuit shown in the fig.9? Explain its working.

b. Draw the circuit of a CMOS static RAM cell and explain its operation.
c. Three negative edge triggered flipflops having inputs $\mathrm{J}_{0} \mathrm{~K}_{0}, \mathrm{~J}_{1} \mathrm{~K}_{1}$ and $\mathrm{J}_{2} \mathrm{~K}_{2}$ respectively, are connected to make a counter such that $\mathrm{J}_{0}=\mathrm{Q}_{2}, \mathrm{~K}_{0}=1, \mathrm{~J}_{1}=\mathrm{K}_{1}=1, \mathrm{~J}_{2}=\mathrm{Q}_{1} \mathrm{Q}_{0}$
Starting with $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}=000$, what sequence(s) of states will the counter go through?
Q. 11 Write short notes on any THREE of the following:
(i) Emitter-Coupled OR gate.
(ii) CMOS logic gates.
(iii) BJT inverter.
(iv) Schottky diodes and its applications in digital circuits.

