**OCTOBER 2012** 

AMIETE - ET (OLD SCHEME)

Subject: ANALOG & DIGITAL ELEC

ROLL NO. "TAL ELEC PHIL POLINE "S: 10 COMP PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE OUESTION PAPER.

## **NOTE: There are 9 Questions in all.**

- Ouestion 1 is compulsory and carries 20 marks. Answer to 0.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the O.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

## 0.1 Choose the correct or the best alternative in the following:

- The common mode rejection ratio of an op-amp is a. **(B)** smaller than unity
  - (A) much larger than unity
  - (C) unity
- b. An ideal amplifier has
  - (A) Noise figure of 0 dB
  - (C) Noise figure of unity
- c. Output voltage of a comparator is
  - (A) Sine wave
  - (C) Square wave
- **(B)** Triangular wave

(B) Lower propagation delay

(D) High noise margin

(D) Sawtooth wave

**(D)** None of these

## d. An ideal current controlled voltage source has

- (A)  $R_i = \infty, R_o = \infty$ **(B)**  $R_i = 0, R_o = \infty$
- (C)  $R_i = 0, R_o = 0$ (**D**)  $R_i = \infty, R_o = 0$
- e. As compared to TTL, ECL has
  - (A) Lower power dissipation
  - (C) High propagation delay
- f. The number of input and output in a full adder are
  - (A) 2 and 1 **(B)** 2 and 2 (C) 3 and 3 **(D)** 3 and 2
- g. Which of the following counter results in least delay
  - (A) Ring counter **(B)** Ripple counter
  - (C) Synchronous counter **(D)** Asynchronous counter

AE09 / OCTOBER - 2012

1

AMIETE - ET (OLD SCHEME)

 $(2 \times 10)$ 

- (B) Noise figure of more than 0 dB (D) Noise figure of less than 1 dB

Code: AE09

Time: 3 Hours

					DG & DIGITAL ELE	RentBounty.co
		6		en	for the collector current to fa	
	(A)	90% from maximum				18
	<b>(B)</b>	10% from maximur				
	( <b>C</b> )	10% to 90% from n				.0
(	( <b>D</b> )	50% from maximur	n value			
i. V	Whic					
(	(A)	All ROMS	<b>(B</b>	)	All RAMS	
(	(C)	Static RAM	(D	)	Dynamic RAM	
j. 1	In C	CD				
(	(A)	A small charge is de	eposited for logic	cal	1	
(	(B) A small charge is deposited for both 1 & 0 logical					
(	$(\mathbf{C})$	(C) A small charge is deposited for logical 0 and large charge for logical 1				
	<b>(D</b> )	None of these	1 2			

- Q.2 a. Draw the circuit of a Widlar current source and explain its operations. (8)
  - b. When a voltage  $V_1 = +40\mu V$  is applied to the non inverting input terminal and a voltage  $V_2 = -40\mu V$  is applied to the inverting input terminal of an opamp, an output voltage  $V_0 = 100mV$  is obtained. But when  $V_1 = V_2 = +40\mu V$ , one obtain  $V_0 = 0.4mV$ . Calculate the voltage gain for the difference and common-mode signals and the common-mode rejection ratio. (8)
- Q.3 a. What are switching capacitor filter? Mention their advantages. (8)
  - b. Explain the operation of first order low pass Butter-worth filter. (8)
- Q.4 a. Determine the output voltage caused by each bit in a 6 bit ladder if the input level are 0=0V and 1=+16V. Determine the resolution and full scale output of this circuit. Also find out the voltage from the digital input of 101011. (8)
  - b. Show how a logarithmic amplifier can be built with an op-amp. (8)
  - **Q.5** a. Explain how does Schottky barrier diode differ from a silicon junction diode.

(8)

- b. Describe following terms with respect to logic circuits:
  (i) Noise margin
  (ii) Fan in Fan out
  (iii) Propagation delay
  (iv)Power delay product
  (8)
- Q.6 a. Draw the circuit diagram of a TTL NAND gate and explain its operation. (10)
  - b. Compare the relative merits of TTL, ECL and CMOS logic family. (6)

AE09 / OCTOBER - 2012	2	AMIETE - ET (OLD SCHEME)
-----------------------	---	--------------------------

		ROLL NO.	
	C	ode: AE09 Subject: ANALOG & DIGITAL ELEC	ANIBOUL
Q.7	a.	Minimize using kmap $f(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 12, 15) + \sum d(1, 4, 8, 11)$ implement the simplified function using NAND gates only.	
	b.	Design a 1 bit comparator which can compare A=B, A>B, A <b.< th=""><th>(8)</th></b.<>	(8)
Q.8	a.	Show the D flip flop and T flip flop implementation from J-K flip flop.	(8)
	b.	What is a Shift Register? Explain Universal Shift register operation with example.	n an (8)
Q.9		Write short note on any <b><u>TWO</u></b> :	
		<ul> <li>(i) Dynamic RAM Cells</li> <li>(ii) CCDs</li> <li>(iii) Bipolar Memory Cell</li> </ul>	

(8×2)

3