ROLL NO.

Code: AE13 **Subject: COMPUTER ENGINEER**

AMIETE - ET (OLD SCHEME)

JUNE 2012

Student Bounty.com PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

Time: 3 Hours

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination

(Choose the correct or best alternative in the following:		
a.	CISC is characterized by		
	(A) Fixed length instructions(C) No instructions	(B) Variable length instructions(D) None of above	
b.	code provides a way for decimal numbers to be encoded binary form that is easily converted back to decimal		a
	(A) Gray(C) Parity codes	(B) ASCII (D) BCD	
c.	Which of the following is true?		
	(A) 8086 do not support segments(B) Segmentation needs extra h(C) Data and extra segments be(D) Instruction queue degrades	ardware and software clong to 8085	
d.	The storage cell of DRAM is actually a		
	(A) Battery(C) Capacitor	(B) Resistor(D) Inductor	
e.	An interrupt caused by an external signal applied to an interrupt input line of CPU is known as		
	· ·	(B) Event interrupt(D) Software interrupt	
f.	Printers has an internaluntil BUSY flag is set.	and is used to write bytes to th	is
	(A) Schedule, lock, release(C) Spool, buffer, buffer	(B) Sync, spool, buffer(D) Buffer, polling, buffer	

ROLL NO.

Subject: COMPUTER ENGINEER

Student Bounty.com memory is typically built using fast-responding static RA located between the processor and main memory. (A) Virtual (**B**) Protected (C) Cache (D) RAID h. The two's compliment of binary number is 1011 the original number is **(A)** 1001 **(B)** 0100 **(C)** 0101 **(D)** 1010 AT architecture is based on (A) 8086 **(B)** 80386 **(C)** 80186 **(D)** 80286 i. The following is a valid feature of EISA architecture (A) Supports multiple processors via bus arbitration **(B)** Supports non-shareable interrupts (C) 16-bit address and data bus widths **(D)** Both **(A)** and **(B)** Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks. **0.2** a Compare the features of hardware, software and firmware. **(6)** b. Give Flynn's classification of computers. **(4)** c. Explain the following and give their features: i. Processor performance ii. RISC iii. Control and data flow computers **(6) Q.3** a. Give any three commands of both DOS and UNIX systems. **(6)** b. Give the decimal format for each of the following numbers: i. Hex FC3A ii. Octal 7633 iii. Binary 10101011 **(3)** c. Explain 8085 vectored interrupts. Write a program to enable RST 7.5 and 5.5. (7) **Q.4** a. Explain with a block diagram the working of 8085 processor. **(6)** b. Draw the timing diagram of the following: i. Fetch cycle ii. Read cycle iii. Write cycle **(6)** c. Compare minimum mode and maximum mode of 8086. **(4) Q.5** a. Explain the characteristic features of the following processors: i. Power PC ii. SUN's Ultra SPARC iii. AMD **(6)**

Code: AE13

AE13 / JUNE - 2012

2

AMIETE - ET (OLD SCHEME)

Student Bounty Com Code: AE13 **Subject: COMPUTER ENGINEER** b. Draw the block diagram of P6 processor. Compare its performance with Pentium. processor. c. Explain real, virtual and protected modes of 8086 processor. **Q.6** a. Explain various memory technologies and their storage features. b. Give advantages and disadvantages of cache memory, associative memory and virtual memory. **(6)** c. Explain features of raster, vector and bit mapped scan. **(6) Q.7** a. Draw the block diagram of programmable interrupt controller 8259. **(6)** b. Explain six modes of 8254 programmable interval timer. **(6)** c. Explain any two input devices with their working mechanism. **(4) Q.8** a. Compare and contrast the following bus structures: i. ISA ii. EISA **(9)** iii. PCI b. Calculate the time for one PC bus cycle, assuming a 6.78 MHz clock frequency. Calculate the data transfer rate of this bus? Assume I/O buscycle and 5 T states. **(3)** c. Explain IRQ, DMA channels and I/O address in PC/XT and AT architectures. **(4) Q.9** a. Give the features of the following programmable peripheral interface: i. Detect key stroke in key matrix ii. Debounce the switch closure and release iii. Encode key with a value **(6)** b. Compare the features of various high level and low level programming languages. **(3)**

c. Write an assembly language program to find the maximum of two numbers.

d. Mention any two data and control signals used in EISA bus.

(3)

(4)