## AMIETE - ET (OLD SCHEME)

Time: 3 Hours

## JUNE 2012

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the $\mathbf{Q} .1$ will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.
Q. 1 Choose the correct or the best alternative in the following:
a. The main advantage of using a three op-amp instrumentation amplifier over a single op-amp differential amplifier lies in
(A) higher value of CMRR
(B) lower noise figure
(C) Elimination of the need for accurate matching of resistors
(D) Simplicity of gain adjustment
b. A major advantage of active filters is that they can be realized without using
(A) op-amps
(B) inductors
(C) resistors
(D) capacitor
c. The number of comparisons carried out in a four bit flash type A/D converter is
(A) 16
(B) 15
(C) 4
(D) 3
d. Logarithmic amplifier are used in
(A) Adders
(B) Dividers
(C) Multipliers
(D) All of the above
e. A TTL circuit with totem pole output has
(A) Higher output impedance
(B) Low output impedance
(C) Very high output impedance
(D) Any of the above
f. Which of the following circuit can be used as parallel to series converter?
(A) Digital converter
(B) Decoder
(C) De-multiplexer
(D) Multiplexer
g. Which of the following flip-flop is used as latch?
(A) JKFF
(B) DFF
(C) SRFF
(D) TFF
h. If an NMOS acting as a switch in depletion mode then
(A) The device is cut-off for $\mathrm{V}_{\mathrm{GS}}=0$
(B) The device is cut-off for low $V_{D S}$
(C) The device is cut-off for large negative $V_{G S}$
(D) The device is in saturation high values of $\mathrm{V}_{\mathrm{DS}}$
i. The internal structure of PLA is similar to
(A) RAM
(B) ROM
(C) Both ROM and RAM
(D) Neither RAM nor ROM
j. RAM can be expanded to
(A) Increase word size
(B) Increase word number
(C) Both (A) and (B)
(D) None of the above


## Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.

Q. 2 a. Draw and explain the architecture of an NMOS op-amp. Give three reasons as why this architecture is employed.
b. For the circuit shown in Fig. 1, find the differential voltage gain $\mathrm{A}=\mathrm{Vo} /\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)$.

Q. 3 a. Find the Chebyshev transfer function for the low pass filter that meets the specification
$\mathrm{f}_{\mathrm{P}}=10 \mathrm{kHz}, \mathrm{A}_{\text {max }}=1 \mathrm{~dB}, \mathrm{f}_{\mathrm{S}}=15 \mathrm{kHz}, \mathrm{A}_{\text {min }}=25 \mathrm{~dB}$, dc gain=1
b. What are the advantages of switched capacitor filter? Draw the switchedcapacitor form of an active BP filter.
Q. 4 a. Draw the block diagram of dual slope A/D converter and explain its operations.
b. Find $V_{0} / V_{1}$ for the op-amp circuit if $n \neq 1$ in Fig. 2.

Q. 5 a. Explain how an FET can be used as a switch
b. Explain the working of (i) CMOS NAND gate (ii) CMOS NOR gate.
Q. 6 a. Explain how a BJT act as an inverter.
b. Explain the following:
(i) Bipolar logic family and unipolar logic family
(ii) Saturated and non saturated logic
(iii) Tristate logic
Q. 7 a. Simplify the following logic expression using Boolean Algebra:
(i) $F=A B+A(B+C)+B(B+C)$
(ii) $f=A \bar{B} \bar{C} D+\bar{A} \bar{B} D+B C \bar{D}+\bar{A} B+B \bar{C}$
b. Design BCD to Gray code converter using 4:1 mux.
Q. 8 a. Design a synchronous mod-6 counter using JK flip-flop.
b. What are the different forms of triggering in flip-flop? Explain each one with an example.
Q. 9 Write short note on any TWO:
(i) CCD
(ii) PLA
(iii) EPROMS

