Code: AC58/AT58

Time: 3 Hours

Subject: COMPUTER ORGANIZ

ROLL NO.

AMIETE - CS/IT (NEW SCHEME)

JUNE 2012

studentBounty.com PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Ouestion 1 is compulsory and carries 20 marks. Answer to 0.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

Choose the correct or the best alternative in the following: 0.1

 (2×10)

The two's complement of a binary number is 0011. The decimal equivalent of a. the original number is

(A) 12	(B) 13
(C) 16	(D) 14

b. In 4 bit CLA addition process requires one

(A) 4 gate delay	(B) 3 gate delay
(C) 1 xor gate delay	(D) 2 gate delay

5 data bytes are pushed in to a RAM stack beginning at address $(11BF)_{H}$. What c. is top of the stack address after the data are loaded?

(A) $(11C0)_{\rm H}$	(B) (11BA) _H
(C) (11B0) _H	(D) $(1101)_{\rm H}$

d. Set associative mapping is related to

(A) Cache mapping	(B) Virtual memory
(C) DRAM	(D) None of the above

e. In bit pair recoding of multiplication the summands for n bit operands

(A) n/2	(B) n
(C) n^2	(D) n/4

f. In logical right shifting, the fill in bits are always

(A) 1	(B) 0
(C) MSB must be repeated	(D) Sign bit must be repeated

1

AC58/AT58 / JUNE - 2012

AMIETE - CS/IT (NEW SCHEME)

Code: AC58/AT58

g. In Multiprocessor systems

- (A) Memory is shared between all processors
- (**B**) Multiple processors are used
- (C) Multiple computers are used (\mathbf{P}) \mathbf{P} (1) $(\mathbf{A}) \approx (\mathbf{P})$
- (**D**) Both (**A**) & (**B**)
- h. SPEC rating =
 - (A) Running time on reference computer
 - Running time on the computer under test Running time on test computer
 - (B) $\frac{1}{\text{Running time on reference computer}}$
 - (C) None of the above
 - (**D**) Both (**A**) & (**B**)
- i. In I/O mapped I/O
 - (A) Memory and I/O share the entire address range
 - (B) Separate address for memory and I/O
 - (C) None of the above
 - (**D**) Both (**A**) & (**B**)
- j. DDR RAM has bandwidth

(A) Double that of SDRAM
(B) Half that of SDRAM
(C) Same as SDRAM
(D) Quarter as that of SDRAM

Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.

Q.2 a. Explain the features of a CISC processor in detail.

(8)

b. Consider the memory system of a computer storing the following data:

Address in Hex	Data stored (binary)
2000	$0\ 0\ 1\ 1\ 1\ 0\ 0\ 0$
2001	00110100
2002	00110010
2003	$0\ 0\ 1\ 1\ 1\ 0\ 0\ 1$

Interpret the storage as numbers.

- (i) Little Endian storage in ASCII of 4 digit BCD word.
- (ii) Big Endian storage of 2 BCD words of 4 digits each.
- (iii) Big Endian storage of 2 hex numbers of 4 digits each.
- (iv) Little Endian storage in ASCII of 4 digit signed hex words. (8)

AC58/AT58 / JUNE - 2012

		ROLL NO. SHE	
(Code	e: AC58/AT58 Subject: COMPUTER ORGANIZ	
Q.3	a.	Explain various addressing modes with example of each.	OUL
	b.	What is a queue? Explain the various operations on queue.	(8)
Q.4	a.	Explain the various methods of I/O interfacing techniques.	(8)
	b.	How do you handle multiple interrupts and also explain vector interrupts.	(8)
Q.5	a.	Elaborate the features of PCI Bus.	(8)
	b.	Draw and explain USB tree structure.	(8)
Q.6	a.	 A computer has 16 MB main memory and 64 KB cache. The block size is bytes. (i) How many cache lines does the computer have? (ii) How many blocks does the main memory have? (iii) Give the starting address of memory blocks which are directly mapped cache lines. (iv) Explain how a given address is retrieved from the memory system. 	16 to (8)
	b.	Draw and explain the organisation of 4 MB semiconductor memory constructed using 256 K \times 1 chips.	ory (8)
Q.7	a.	Explain the various DVD formats and their applications.	(8)
	b.	Draw and explain the hardware implementation of unsigned bin multiplication with example.	ary (8)
Q.8	a.	Perform the given multiplication using Booth's recoding algorithm. $0\ 1\ 1\ 1\ 0\ \times 1\ 1\ 0\ 1\ 1$	(8)
	b.	What are special values and exceptions in IEEE floating point num system?	ber (8)
Q.9	a.	Give the formats for micro instruction and explain the fields.	(8)
	b.	What techniques are used by the computer designer to generate the cont signal? Explain in brief.	rol (8)

AC58/AT58 / JUNE - 2012

3