Diplete - ET (OLD SCHEME)

Code: DE09 **Time: 3 Hours**

JUNE 2011

Student Bounts, com **Subject: DIGITAL ELECTR** Max. Marks

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 Minutes of the commencement of the examination.
- Out of the remaining EIGHT Ouestions answer any FIVE Ouestions, Each

Q.1	Choose the correct or the best alternative in the following:							
	a.	The parity of the binary i	number 11001110					
		(A) is even.(C) is odd	(B) is not known(D) is same as the number of zero	S				
	b.	The most suitable gate for	or comparing two bits is					
		(A) AND (C) NAND	(B) OR (D) EX-OR					
	c.	c. The digital logic family has the maximum logic swing is						
		(A) I ² L (C) CMOS	(B) ECL (D) TTL					
	d.	o-256-						
		(A) 16 (C) 32	(B) 17 (D) 64					
	e.	A twisted-ring counter co	onsisting of six FLIP-FLOPS will have					
		(A) 6 states(C) 64 states	(B) 12 states(D) 128 states					
	f.	When representing in the differ only in one bit is	ne following code the consecutive decimal nu	ımbers				
		(A) Excess-3 (C) BCD	(B) Gray(D) Hexadecimal					
	g.	The speed of conversion is maximum in						
		(A) Successive-Approximation(B) Parallel-Comparator(C) Counter ramp A/D comparator(D) Dual-slope A/D comparator	A/D converter converter					

		25	LIJO .		
h.	In an R-2R Ladder D/A converter, t	the input resistance is	ic		
	(A) not same for all digital inputs(C) 2R for each input	(B) R for each input(D) 3R for each input			
i.	In an R-2R Ladder D/A converter, the input resistance is (A) not same for all digital inputs (B) R for each input (C) 2R for each input (D) 3R for each input It is desired to have a 64X8 memory. The memories available are of 16X4 size. The number of memories required will be				
	(A) 8 (C) 4	(B) 6 (D) 2			
j.	The minimum number of bits required to represent negative numbers in the range of -1 to -9 using twos complement representation is				
	(A) 2 (C) 4	(B) 3 (D) 5			
	Answer any FIVE Questions of Each question carri				
a.	Solve the equation $23.6_{10} = X_2$ for X_2	X.	(6)		
b.	Add -20 with +26 using 8 bit 2's complement arithmetic		(6)		
c.	Convert the Decimal number 430 to its Excess-3 equivalent				
a.	. Show that $XY + \overline{XZ} + X\overline{Y}Z$ ($XY + Z$) = 1 using Boolean Algebra Theorems				
b.	State and prove De-morgan's Theorems.				
a.	What is a Tri-state Logic? Draw the logic diagram of Tri-state Logic Inverter and explain its operation with the help of truth table.				
b.	Draw the K-map for the following function and reduce it. $F(A, B, C, D) = \sum_{i=0}^{\infty} m(1,3,5,8,9,11,15) + d(2,13)$				
a.	What is full adder? Design the logic circuit for it using NAND gates only.				
b.	Implement the following function using a 4 to 1 multiplexer $F(A,B,C) = \sum m(1,3,5,6)$				
a.	What is an Encoder? Design a 10 lin	ne to 4 line Decimal to BCD encoder.	(8)		

Q.7 a. Design a Mod-5 Synchronous counter. (8)

b. Give the circuit diagram of 4-bit SISO shift register and explain its working (8)

DE00 / IIINF _ 2011

Q.2

Q.3

Q.4

Q.5

Q.6

7

b. Explain the operation of 4 bit digital comparator.

DINIFTE - FT (OI D SCHEME)

(8)

- **Q.8**
- a. Differentiate between Static RAMs and Dynamic RAMs. Draw the log diagram of a Static RAM cell and explain its operation.

 COM. EPROM, UVEPROM, EEPROM.

 (6)

 (8) **Q.9**
 - b. A 6 bit R-2R ladder D/A converter has a reference voltage of 6.5 V. It meets Standard linearity. Find
 - (i) The Resolution in Per cent
 - (ii) The Resolution in Volts
 - (iii) The Full Scale Voltage
 - (iv) The Output Voltage for the code 011100

(8)