


Fig.1


AE54/AC54/AT54/ DEC \_ 2010




AE54/AC54/AT54/DEC = 2010

AMIETE - ET/CS/IT (NEW SCHEME)

StudentBounty.com b. An op amp has an input impedance of  $1M\Omega$ , output impedance of  $1K\Omega$  a gain of  $10^4$ . When this op amp is used as an inverting amplifier as shown Fig.3, determine the voltage gain and the output impedance of the amplifier.



- c. Design an inverting amplituer naving a gain of 54 up and input impedance of 10 K $\Omega$ , using an ideal operational amplifier. (4)
- Q.3 a. In the difference amplifier of circuit of Fig.4, obtain the condition required, so that the common mode gain is equal to zero. (8)



- b. Draw the circuit of an instrumentation amplifier using three ideal op amps and design the values of the different resistors so that the differential gain is 40dB and common mode gain is equal to zero. (8)
- **Q.4** Draw the circuit of a differentiator using an ideal op amp, and prove that it a. works as a differentiator. (5)
  - b. What modifications are required to make the circuit in 4(a) a practical differentiator circuit. (3)
  - c. Design a Schmitt trigger using an ideal op amp operating with +12V and -12V, to have UTP (upper trigger point) and LTP (lower trigger point) as +4V and +1V respectively. Also draw the output waveform if the input is a triangular waveform varying from -6V and +6V. (8)
- Q.5 a. Draw the block diagram of a voltage comparator type A/D converter, and explain it's functioning. What is its main advantage? (8)
  - b. Draw the circuit of an Astable Multivibrator using 555 timer IC, and design the values for the different components in the circuit so that the output is HIGH for100 µs and LOW for 300 µs during each cycle. (8)

AE54/AC54/AT54/ DEC 2010 AMIETE - ET/CS/IT (NEW SCHEME)

2

PART (B)				
Answer At least TWO questions. Each question carries 16 marks.				


	PART Answer At least TWO questions. H		StudentBount
Q.6	Perform the following conversions: (i) $(456.75)_{10} = ()_2$ (iii) $(352.25)_{10} = ()_8$ (v) $(2040.125)_{10} = ()_{16}$ (vii) (DEFA. CE) <sub>16</sub> = () <sub>8</sub>	(ii) $(101101.101)_2 = ()_{10}$ (iv) $(327.46)_8 = ()_{10}$ (vi) $(567.75)_8 = ()_{16}$ (viii) $(765.575)_8 = ()_2$	(2×8)

- **Q.7** a. State and prove De Morgan's theorems.
  - b. Draw the logic circuit to implement the AND function using only NOR gates.

(5)

(5)

c. Obtain the logic expression for the output X of the circuit in Fig.5, and simplify using De Morgan's theorems. (6)



- **Q.8** a. Implement the half-adder by using 4:1 MUX and realize it using only NAND gates. (6)
  - b. Draw the truth table for 'SUM and 'CARRY OUT' of a FULL ADDER. From the truth table, obtain logic expressions for them. From these expressions, realize the FULL ADDER using logic gates. (10)
- a. Draw the circuit of a latch using two NAND gates and explain its operation. Q.9 (4)
  - b. Draw the internal circuit of an edge triggered JK flip-flop and explain its functioning using necessary waveforms. (6)
  - c. Draw the circuit of a MOD-50 ripple counter to reduce 50 Hz to 1Hz, using JK flip-flops and explain its operation with its state transition diagram.

(6)

AE54/AC54/AT54/DEC = 2010

AMIETE - ET/CS/IT (NEW SCHEME)

۸