# wjec cbac

## **GCSE MARKING SCHEME**

**SUMMER 2016** 

ELECTRONICS E2 4162/01

© WJEC CBAC Ltd.

#### INTRODUCTION

This marking scheme was used by WJEC for the 2016 examination. It was finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conference was held shortly after the paper was taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conference was to ensure that the marking scheme was interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conference, teachers may have different views on certain matters of detail or interpretation.


WJEC regrets that it cannot enter into any discussion or correspondence about this marking scheme.

### **GCSE ELECTRONICS - E2**


#### SUMMER 2016 MARK SCHEME

1.	(a)	Mono – ' Astable -					
	(b)	(i) D (ii) C	) (1) ; (1)			[4]	
2.	(a)	А	(1)				
	(b)	(i) C (ii) 3	; (1) (1)			[3]	
3.	(a)	В	(1)				
	(b)	С	(1)			[2]	
4.	(a)	В	(1)				
	(b)	Q output goes to logic 1 on 1st rising edge, exclusively (1) Q output goes to logic 0 on 4th rising edge, exclusively (1) These two marks are hierarchical. $\overline{Q}$ opposite to Q (1) [4]					
5.	(a)	В	(1)				
	(b)	D	(1)				
	(c)	1/1/1/	1/0/0/	1 All correct (1)		[3]	
6.		earator to m itt to top bo		(1) (1)		[2]	
7.	(a)	В	(1)				
	(b)	С	(1)				
	(c)	А	(1)			[3]	
8.	(a)	Micropho	one (1)				
	(b) Power amplifier			(1)			
	(c)	Mixer	(1)			[3]	

9.	(a)	40		(1)				
	(b)	20		(1)				[2]
10		45		(4)				
10.	(a)	) 15 (1)						
	(b)	A		(1)				
	(c)	40 mV		(1)				[3]
11.	(a)	2.0 or	2	(1)				
	(b)	8		(1)				
	(c)	С		(1)				[3]
12.	3 transitions only, on falling edges Signal A correct Signal B correct					<ol> <li>for Output</li> <li>for Output</li> <li>for Output</li> <li>for Output</li> </ol>	t A graph	[3]
13.	B. <i>(a)</i> Edge at X AND edge at Y Al Correct logic				t y An	ND no others	(1) (1)	
	(b)	(i) (ii) (iii)	Clock i Reset 12 V po		1) 1)	(1)		[5]
14.	(a)	С		(1)				
	<ul> <li>(b) C = 0 AND B = 1 AND A = 1 All correct (1)</li> <li>(c) 'Red' = Off/On/On (1) 'Yellow' = On/On/On (1) 'Green' = Off/Off/On (1)</li> </ul>							
								[5]
15.	(a)	3	(1)					
	(b)	С	(1)					[2]
	. /		. /					
16.	(a)	) Clipping or equivalent				(1)		
	(b)	А	(1)					[2]



Period = 1 ms(1)



[2]

Answer to (c) / answer to (b) (1) (d)

GCSE Electronics - E2 MS Summer 2016/ED