1. Fill in the blanks:
(i) The Boolean function in sum of products form where K-map is given below (figure) is: $\qquad$

| B $^{C}$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | 1 | 0 |
| 1 | $\bar{A}$ | A |

(ii) Consider a 3-bit error detection and 1-bit error correction hamming code for 4 -bit date. The extra parity bits required would be $\qquad$ and the 3 -bit error detection is possible because the code has a minimum distance of
$\qquad$
(iii) Many microprocessors have a specified lower limit on clock frequency (apart from the maximum clock frequency limit) because $\qquad$
(iv) Many of the advanced microprocessors prefetch instructions and store it in an instruction buffer to speed up processing. This speed up is achieved because $\qquad$ (A|E Forum
(v) A simple and reliable/data transfer can be accomplished by using the 'handshake protocol'. It accomplishes reliable data transfer because for every data item sent by the transmitter $\qquad$ .
(vi) In an 11-bit computer instruction format, the size of address field is 4-bits.

The computer uses expanding OP code technique and has 5 two-address instructions and 32 two-address instructions and the number of zero-address instructions it can support is $\qquad$
(vii) Macro expansion is done in pass one instead of pass two in a pass macro assembler because $\qquad$
(viii) The purpose of instruction location counter in an assembler is $\qquad$
(ix) Complexity of Kruskal's algorithm for finding the minimum spanning tree of an undirected graph containing $n$ vertices and $m$ edges if the edges are sorted is $\qquad$
(x) Maximum number of edges in a planar graph with n vertices is $\qquad$
2. Choose the correct alternatives (more than one may be correct) and write the corresponding letters only:
(i) The operation which is commutative but not associative is:
(a) AND
(b) OR
(c) EX-OR
(ii) All digital circuits can be realized using only
(a) Ex-OR gates
(b) Multiplexers
(c) Half adders
(d) OR gates
(d) NAND

[^0](iii) Bit-slice processors
(a) Can be cascaded to get any desired word length processor
(b) speed of operation is independent of the word length configured
(c) don't contain anything equivalent of program counter in a 'normal' microprocessor
(d) contain only the data path of a 'normal' CPU
(iv) PCHL is an instruction in 8085 which transfers the contents of the register pair HL to PC. This is not a very commonly used instruction as it changes the flow of control in rather 'unstructured' fashion. This instruction can be useful in implementing.
(a) if $\qquad$ then $\qquad$ else ..... construct
(b) while $\qquad$ construct
(c) case $\qquad$ construct
(d) call $\qquad$ construct
(v) Start and stop bits do not contain an 'information' but are used in serial communication for
(a) Error detection
(b) Error correction
(c) Synchronization
(d) Slowing down the communications

(vi) Which of the following problems is not NP-hard?
(a) Hamiltonian circuit problem
(b) The 0/1 Knapsack problem
(c) Finding bi-connected components of a graph
(d) The graph colouring problem
(vii) A 2-3 tree is tree such that
(a) all internal nodes have either 2 or 3 children
(b) all paths from root to the leaves have the same length

The number of internal nodes of a 2-3 tree having 9 leaves could be
(a) 4
(b) 5
(c) 6
(d) 7
(viii) A non-planar graph with minimum number of vertices has
(a) 9 edges, 6 vertices
(b) 6 edges, 4 vertices
(c) 10 edges, 5 vertices
(d) 9 edges, 5 vertices
(ix) Following algorithm(s) can be used to sort n integers in the range $\left[1 \ldots n^{3}\right]$ in 0 ( n ) time
(a) Heapsort
(b) Quicksort
(c) Mergesort
(d) Radixsort

Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,
(x) At a particular time of computation the value of a counting semaphor Then 20 P operations and 15 V operations were completed on semaphore. The resulting value of the semaphore is:
(a) 42
(b) 2
(c) 7
(d) 12
(xi) A computer system has 6 tape drives, with $n$ process completing for them. Each process may need 3 tape drives. The maximum value of $n$ for which the system is guaranteed to be deadlock free is:
(a) 2
(b) 3
(c) 4
(d) 1
(xii) Which of the following is an example of a spooled device?
(a) The terminal used to the input data for a program being executed.
(b) The secondary memory device in a virtual memory system
(c) A line printer used to print the output of a number of jobs.
(d) None of the above
(xiii) For a context-free grammar, $\operatorname{FOLLOW}(\mathrm{A})$ is the set of terminals that can appear immediately to the right of non-terminal A in some "sentential" form. We define two sets LFOLLOW(A) and RFOLLOW(A) by replacing the word "sentential" by "left sentential"" and "right most sentential" respectively in the definition of FOLLOW(A),
Which of the following statements is/are true?
(a) FOLLOW(A) and FOLLOW (A) may be different.
(b) FOLLOW(A) and FOLLOW (A) are always the same.
(c) All the three sets are identical.
(d) All the three sets are different.
(xiv) Consider the $\operatorname{SLR}(1)$ and LALR (1) parsing tables for a context free grammar. Which of the following statements is/are true?
(a) The go to part of both tables may be different.
(b) The shift entries are identical in both the tables.
(c) The reduce entries in the tables may be different.
(d) The error entries in the tables may be different.
(xv) Which of the following predicate calculus statements is/are valid:
(a) $(\forall x) P(x) \vee(\forall x) Q(x) \rightarrow(\forall x)\{P(x) \vee Q(x)\}$
(b) $(\exists x) P(x) \wedge(\exists x) Q(x) \rightarrow(\exists x)\{P(x) \wedge Q(x)\}$
(c) $(\forall x)\{P(x) \vee Q(x)\} \rightarrow(\forall x) P(x) \vee(\forall x) Q(x)$
(d) $(\exists x)\{P(x) \vee Q(x)\} \rightarrow \sim(\forall x) P(x) \vee(\exists x) Q(x)$

[^1](xvi) Which of the following is/are tautology
(a) $a \vee b \rightarrow b \wedge c$
(b) $a \wedge b \rightarrow b \vee c$
(c) $a \vee b \rightarrow(b \rightarrow c)$
(d) $a \rightarrow b \rightarrow(b \rightarrow c)$
(xvii) Which of the following regular expression identifies are true?
(a) $r(*)=r^{*}$
(b) $\left(r^{*} s^{*}\right)=(r+s) *$
(c) $(r+s)^{*}=r^{*}+s^{*}$
(d) $r^{*} s^{*}=r^{*}+s^{*}$
(xviii) If $G$ is a context-free grammar and $w$ is a string of length I in $\mathrm{L}(\mathrm{G})$, how long is a derivation of w in G , if G is Chomsky normal form?
(a) 21
(b) $2 I+1$
(c) 2|-1
(d) I
(xix) Context-free languages are
(a) closed under union
(b) closed under complementation
(c) closed under intersection
(d) closed under Kleene closure
( xx ) In which of the cases stated below is the following statement true?
"For every non-deterministic machine $M_{1}$ there exists an equivalent deterministic machine $M_{2}$ recognizing the same language".
(a) $M_{1}$ is non-deterministic finite automaton
(b) $M_{1}$ is a non-deterministic PDA
(c) $M_{1}$ is a non-deterministic Turing machine
(d) For no machine $M_{1}$ use the above statement true
3. Write short answers to the following:
(i) Which of the following macros can put a macro assembler into an infinite loop?
.MACRI M1,X .MACRO M2, X
..IF EQ,X .IF EQ, $X$
M1 X+1 M2X
.ENDC .ENDC
.IF NE, X .IF NE, X
WORD X .WORD X + 1
.ENDC .ENDC
.ENDM
.ENDM
Give an example of a call that does so.
(ii) Mention the pass number for each of the following activities that occur in a two pass assembler

[^2](a) object code generation
(b) literals added literal table
(c) listing printed
(d) address resolution of local symbols
(iii) How many edges are there in a forest with p components having n vertices in all?
(iv) Assume that the last element of the set is used as partition element in Quicksort. If n distinct elements from the set [1.....n] are to be sorted, give an input for which Quicksort takes maximum time.
(v) Which page replacement policy sometimes leads to more page faults when size of memory is increased?

## SECTION - B

4. (a) Consider addition in two's complement arithmetic. A carry from the most significant but does not always correspond to an overflow. Explain what is the condition for overflow in two's complement arithmetic.
(b) A priority encoder accepts three input signals (A, B and C) and produce a two-bit output $\left(X_{1}, X_{0}\right)$ cofresponding to the highest priority active input signal. Assume A has the highest priority followed by B and C has the lowest priority. If none of the inputs are active the output should be 00 . design the priority encoder using 4:1 multiplexers as the main components.
(c) Design a 3-bit counter using D-flip flops such that not more than one flip-flop changes state between any two consecutive states.
5. (a) The access times of the main memory and the Cache memory, in a computer system, are 500 n sec and 50 n sec , respectively. It is estimated that $80 \%$ of the main memory request are for read the rest for write. The hit ratio for the read access only is 0.9 and a write-through policy (where both main and cache memories are updated simultaneously) is used. Determine the average time of the main memory.
(b) Three devices $\mathrm{A}, \mathrm{B}$ and C are corrected to the bus of a computer, input/output transfers for all three devices use interrupt control. Three interrupt request lines INTR1, INTR2 and INTR3 are available with priority of INTR $_{1}>$ priority of INTR $_{2}>$ priority of INTR $_{3}$.
Draw a schematic of the priority logic, using an interrupt mask register, in which Priority of $A>$ Priority of $B>$ Priority of $C$.
6. A microprocessor is capable of addressing 1 megabyte of memory with a 20-bit address bus. The system to be designed requires 256 K bytes of RAM, 256 K bytes of EPROM, $16 \mathrm{I} / \mathrm{O}$ devices (memory mapped I/O) and 1 K byte of EERAM (electrically erasable RAM).

[^3](a) Design a memory map (to reduce decoding logic) and show the de logic if the components available are:

| Type | Size | Speed |
| :--- | :--- | :--- |
| RAM | $6 \mathrm{~K} \times 8$ | 140 n sec |
| EPROM | $256 \mathrm{~K} \times 8$ | 150 n sec |
| EERAM | $256 \times 8$ | 500 n sec-read $3 \mu \mathrm{sec}$-write |

(b) The micro processor is operating at 12.5 mHz and provides time equivalent to two clock cycles for memory read and write. Assuming control signals similar to 8085, design the extra logic required for interfacing EERAM.
7. Consider the function $F(n)$ for which the pseudo code is given below:

Function $\mathrm{F}(\mathrm{n})$
begin
F1 $\leftarrow 1$
if( $\mathrm{n}=1$ ) then $\mathrm{F} \leftarrow 3$
else For $\mathrm{i}=1$ to n do
begin
$c \leftarrow 0$
For
$j=1$ to $F(n F \mathbb{I})$ do
begin $C \leftarrow C+1$ end
$\mathrm{F} 1=\mathrm{F} 1 * \mathrm{C}$
end
F = F1
end
[ $n$ is a positive integer greater than zero]
(a) Derive a recurrence relation for $F(n)$
(b) Solve the recurrence relation for a closed form solutions of $F(n)$.
8. Let T be a Depth First Tree of a undirected graph G. An array P indexed by vertices of $G$ is given. $P[V]$ is the parent of vertex $V$, in $T$. Parent of the root is the root itself.
Give a method for finding and printing the cycle formed if the edge ( $u, v$ ) of $G$ not in T (i.e., $e \in G-T$ ) is now added to T .
Time taken by your method must be proportional to the length of the cycle.
Describe the algorithm in a PASCAL - like language. Assume that the variables have been suitably declared.
9. Suggest a data structure for representing a subnet $S$ of integers from 1 to $n$. following operations on the set $S$ are to be performed in constant time (independent of cardinality of S).

[^4](i) MEMBER ( $X$ ): Check whether $X$ is the set $S$ or not
(ii) FIND-ONE(S): If $S$ is not empty, return one element of the set $S$ arbitrary element will do)
(iii) ADD ( X ): Add integer x to set S
(iv) $\operatorname{DELETE}(X)$ : Delete integer $x$ from $S$.

Give pictorial examples of your data structure. Give routines for these operations in an English like language. You may assume that the data structure has been suitably initialized. Clearly state your assumptions regarding initialization.
10. (a) What type of parameter passing mechanism (call-by-value, call-by-reference, call-by-name, or-by-value result) is the following sequence of actions truing to implement for a procedure call $\mathrm{P}(\mathrm{A}[\mathrm{i}])$ where P (i:integer) is a procedure and $A$ is an integer array?

1. Create a new local variable, say $z$.
2. Assign to $z$ the value of $A[i]$.
3. Execute the body of $P$ using $z$ for $A[i]$
4. Set $A[i]$ to $z$.

Is the implementation correct? Explain and correct it if necessary. You are supposed to make only small changes.
(b) Show the activation records and the display structure just after the procedures called at lines marked $x$ and $y$ have started their execution. Be sure to indicate which of the two procedures named $A$ you are referring to.

```
Program Test;
    Procedure A;
        Procedure B;
                Procedure A;
    end a;
begin
    y:A;
    end B;
begin
            B;
    end A;
begin
    x:A;
end Test.
```

[^5]11. (a) Write syntax directed definitions (semantic rules) for the following gram to add the type of each identifier to its entry in the symbol table du semantic analysis. Rewriting the grammar is not permitted and semant rules are to be added to the ends of productions only.
\[

$$
\begin{aligned}
& \mathrm{D} \rightarrow \mathrm{TL} ; \\
& \mathrm{T} \rightarrow \text { int } \\
& \mathrm{T} \rightarrow \text { real } \\
& \mathrm{L} \rightarrow \mathrm{~L}, \text { id } \\
& \mathrm{L} \rightarrow \text { id }
\end{aligned}
$$
\]

(b) Write 3 -address intermediate code (quadruples) for the following boolean expression in the sequence as it would be generated by a compiler. Partial evaluation of Boolean expressions is not permitted. Assume the usual rules of precedence of the operators.
$(\mathrm{a}+\mathrm{b})>(\mathrm{c}+\mathrm{d})$ or $\mathrm{a}>\mathrm{c}$ and $\mathrm{b}<\mathrm{d}$
12. (a) Draw the precedence graph for the concurrent program given below:
$\mathrm{S}_{1}$
parbegin
begin
$\mathrm{S}_{2}: \mathrm{S}_{4}$
end;

begin

$$
S_{3} ;
$$

parbegin
$\mathrm{S}_{5}$;
begin
$\mathrm{S}_{6}: \mathrm{S}_{8}$
End
parend
end;
$\mathrm{S}_{7}$
Parend;
S9
(b) Let the page reference and the working set window be c c d b cee cead and 4 , respectively. The initial working set at time $t=0$ contains the pages \{a, $d$, e\}, where a was referenced at time $t=0$, $d$ was referenced at time $t=-1$, and e was referend at time $t=-2$. determine the total number of page faults and the average number of page frames used by computing the working set at each reference.

[^6]13. (a) How is redundancy reduced in the following models?
(i) Hierarchical
(ii) Network
(iii) Relational

Write a one line answer in each case.
(b) Suppose we have a database consisting of the following three relations:
FREQUENTS (CUSTOMER, HOTEL)

SERVES (HOTEL, SNACKS)
LIKES
(CUSTOMER, SNACKS)
The first indicates the hotels each customer visits, the second tells which snacks each hotel serves and the last indicates which snacks are liked by each customer. Express the following query in relational algebra: print the hotels that serve a snack that customer Rama likes.
14. (a) If G is a group of even order, then show that there exists an element $a \neq e$, the identity in g , such that $a^{2}=e$
(b) Consider the set of integers $\{1,2,3,4,6,8,12,24\}$ together with the two binary operations LCM (lowest common multiple) and GCD (greatest common divisor). Which of the following-atgebraic structures does this represent?
(i) group
(iii) field
(ii) ring
(iv) lattice
15. (a) Uses Modus ponens $(A, A \rightarrow \mid=B)$ or resolution to show that the following set is inconsistent:
(1) $Q(x) \rightarrow P(x) V \sim R(a)$
(2) $R(a) \sim Q(a)$
(3) $Q(a)$
(4) $\sim P(y)$

Where $x$ and $y$ are universally quantified variables, $a$ is a constant and $P, Q, R$ are monadic predicates.
(b) Let S be the set of all integers and let $\mathrm{n}>1$ be a fixed integer. Define for a, $b \in S, a R$ biff $a-b$ is a multiple of $n$. Show that $R$ is an equivalence relation and finds its equivalence classes for $\mathrm{n}=5$.
16. Which of the following three statements are true? Prove your answer.
(i) The union of two recursive languages is recursive.
(ii) The language $\left\{O^{\prime \prime} \mid n\right.$ is a prime $\}$ is not regular.
(iii) Regular languages are closed under infinite union.

[^7]
[^0]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^1]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^2]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^3]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^4]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^5]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^6]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

[^7]:    Join All India Mock GATE Classroom Test Series - 2007 conducted by GATE Forum in over 25 cities all over India. Question Papers including section tests and full tests are designed by IISc alumni according to the latest syllabus. Percentile, All India Rank, interaction with IISc alumni in our online discussion forums, and more. For more details,

