



GCE MARKING SCHEME

**ELECTRONICS
AS/Advanced**

SUMMER 2014

INTRODUCTION

The marking schemes which follow were those used by WJEC for the Summer 2014 examination in GCE ELECTRONICS. They were finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conferences were held shortly after the papers were taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conferences was to ensure that the marking schemes were interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conferences, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about these marking schemes.

	Page
ET1	1
ET2	5
ET4	9
ET5	14

ET1

Question			Marking details	Marks Available																														
1.	(a)	(i)	EXOR gate	1																														
		(ii)	Columns Q ₁ and Q ₃ correct	2																														
			<table border="1"> <thead> <tr> <th colspan="2">INPUTS</th> <th colspan="3">OUTPUTS</th> </tr> <tr> <th>B</th> <th>A</th> <th>Q₁</th> <th>Q₂</th> <th>Q₃</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	INPUTS		OUTPUTS			B	A	Q ₁	Q ₂	Q ₃	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	0	0	0	
	INPUTS		OUTPUTS																															
	B	A	Q ₁	Q ₂	Q ₃																													
0	0	1	0	1																														
0	1	0	1	1																														
1	0	0	1	1																														
1	1	0	0	0																														
(b)	$Q_1 = \overline{B.A}$ or $\overline{B + A}$ (1) $Q_2 = B \oplus A$ or $B.\overline{A} + \overline{B}.A$ (1) $Q_3 = \overline{B.A}$ (or combinations from above) (1)	3																																
(c)	NAND gate ecf from (a) & (b)	1																																
(d)	Multiplexer connections correct. D ₃ to 0 V D ₀ , D ₁ , D ₂ to 5 V ecf from (a)	1																																
				[8]																														
2.	(a)	Correctly drawn logic system using specified gates only NOT A and NOT B to AND B and A to AND Both AND outputs to OR	1																															
	(b)	Correct replacement NOT by NAND (both required) (1) Correct replacement AND by NAND (both required) (1) Correct replacement OR by NAND (1) ecf from (a)	3																															
	(c)	Two correct redundancies <i>clearly</i> identified ecf from (b)	2																															
				[6]																														

Question			Marking details	Marks Available
3.	(a)	(i)	$\overline{A}.1 = \overline{A}$	1
		(ii)	$B.\overline{B} + A.B + \overline{A}.\overline{B} + \overline{A}.A$ (1) correctly expanded brackets $A.B + \overline{A}.\overline{B}$ (1)	2
	(b)	<p>Three groups correctly identified (two 4's, one 2) (1) Any correct term from groups identified. (1) Simplest overall expression (1) ecf $\overline{C}.B + C.\overline{B} + (D.B.\overline{A}$ or $D.C.\overline{A}$)</p>	3	
(c)	$Q = \overline{\overline{A.B.A} + \overline{A.B.B}}$ (1) OR $(\overline{\overline{A.B}}) + (\overline{A+B})$ (1) $Q = \overline{\overline{A.B}}$ (1) either $A+B + \overline{A}.B$ or $Q = A + B$ (1) $A + B(1 + \overline{A})$ (1) $A + B$ (1)	3		
Note: 1 mark for correct answer, 2 independent marks for clearly shown correct working similar to above.				
				[9]
4.	(a)	(i)	Reset when R is at logic 0 / active low	1
		(ii)	B and C outputs chosen (1) NAND gate used (1) Output of logic gate to reset (1)	3
	(b)	(i)	Display cycles/ changes rapidly (too rapidly to see individual numbers)	1
		(ii)	Display freezes/ stops changing ecf from (b)(i) (Display shows a single number)	1
	(c)	So that you cannot see individual numbers as it cycles, or equivalent	1	
				[7]

Question		Marking details	Marks Available																								
5.	(a)	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>\bar{S}</td> <td>\bar{R}</td> <td>Q</td> <td>\bar{Q}</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </table> <p>Setting/resetting correct (lines 2+4) (1) Latching correct (lines 3+5) (1) 2nd mark can only be awarded if the 1st mark is awarded.</p>	\bar{S}	\bar{R}	Q	\bar{Q}	1	1	0	1	0	1	1	0	1	1	1	0	1	0	0	1	1	1	0	1	2
\bar{S}	\bar{R}	Q	\bar{Q}																								
1	1	0	1																								
0	1	1	0																								
1	1	1	0																								
1	0	0	1																								
1	1	0	1																								
	(b)	Resistor and switch in series across power rails with junction connected to \bar{S} (1) Correct orientation (1)	2																								
	(c)	LED correct orientation (1) Use of \bar{Q} to sink current (1)	2																								
			[6]																								
6.	(a)	\bar{Q} connected to D ×3 (1) then Q to clock input on the next IC ×2 (1) and then outputs A,B and C to Q (1) OR \bar{Q} to clock input on the next IC ×2 (1) and then \bar{Q} to outputs A, B and C (1)	3																								
	(b)	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th></th> <th>OUTPUT C</th> <th>OUTPUT B</th> <th>OUTPUT A</th> </tr> </thead> <tbody> <tr> <td>Initial State</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>After ONE clock pulse</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>After SIX clock pulses</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>Correct outputs for after one clock pulse (1) Correct output for after five clock pulses (1)</p>		OUTPUT C	OUTPUT B	OUTPUT A	Initial State	1	1	1	After ONE clock pulse	1	1	0	After SIX clock pulses	0	0	1	2								
	OUTPUT C	OUTPUT B	OUTPUT A																								
Initial State	1	1	1																								
After ONE clock pulse	1	1	0																								
After SIX clock pulses	0	0	1																								
			[5]																								

Question		Marking details	Marks Available
7.	(a)	$68/1 + 1 = \mathbf{69}$	1
	(b)	(i) 135 ± 2 [kPa]	1
		(ii) $V_x = 74 \pm 2$ [mV] or implied by working (1) $74 \times 69 = \mathbf{5.11 \pm 0.16}$ [V] or $\mathbf{5\ 106 \pm 16}$ m[V] (1) (ecf (a) and V_x)	2
	(c)	$8.0/69 = 0.1159$ V or 115 mV (accept 116 mV) (1) (ecf from (a)) From graph 115 mV $\equiv 172 \pm 2$ [kPa] (2) (116 mV $\equiv 174 \pm 2$ [kPa])	3
			[7]
8.	(a)	Resistor connected between input and inverting input (1) Variable resistor connected between output and inverting input (1) Wire connecting non-inverting input and 0 V (1)	3
	(b)	(i) Resistances in ratio 60:1 with R_F correctly identified (1) Both resistances ≥ 1 k Ω (1)	2
		(ii) Value for R_{IN} from (b) (i) identified as input impedance	1
	(c)	$-9/0.2 = -45$ (minus sign needed)	1
	(d)	$3.6 \times 10^6/30 = 120\ 000$ [Hz] or 120 k[Hz] or 0.12 M[Hz] (substitution 1 mark, answer with multiplier if appropriate 1 mark)	2
	(e)	Inverted graph with slew-rate shape on <u>both</u> edges (1) saturates at -12 V (correct position or labelled) (1) correct starting points and gradients (1) (reaches -12 V saturation at 4.5 μ s and 0 V at 11.5 μ s)	3
			[12]

ET2

Question			Answers/Explanatory Notes	Marks Available
1.	(a)		6 V	1
	(b)		6 V ecf from (a)	1
	(c)		6 mA ecf from (b)	1
	(d)		2 kΩ ecf from (a) & (c)	1
	(e)		1 kΩ ecf from (d)	1
			correct use of Ohm's law this can be awarded from parts (a), (c) or (d) (shown by a tick in part (e))	1
				[6]
2.	(a)	(i)	6.75 V (1)	3
		(ii)	0.09 A [90 mA] (1)	
		(iii)	75 Ω (1) ecf from (a)(i) & (ii)	
	(b)	(i)	Equiv cct and load with correct values from part (a) (1)	3
		(ii)	voltage drop across $R_O = 0.02 \times 75 = 1.5\text{ V}$ (1)	
			voltage drop across load = $6.75 - 1.5 = 5.25\text{ V}$ (1)	
			[Accept any other method that makes use of equiv cct]	
			[Apply ecf from (a) & (b)(i)]	
				[6]
3.	(a)	(i)	11.3 V (1)	3
		(ii)	[Unsmoothed] positive half cycle pulses (1) Accuracy of peak voltage (1) [Apply ecf from part (i)]	
	(b)	(i)	Capacitor in parallel with load (1)	2
		(ii)	Graph with 50 Hz ripple (1) ecf from (a)(ii)	
	(c)	(i)	10.6 V (1)	2
		(ii)	100 Hz (1)	
				[7]

Question		Answers/Explanatory Notes	Marks Available	
4.	(a)	Substitution/multipliers (1) Answer in range 32.43 to 32.58 s (1)	2	
	(b)	Substitution/multipliers (1) 9.7 V (1)	2	
	(c)	Graph going high at 20 s (1) Graph going low at approx 53 s (1) [Apply ecf from (a)]	2	
			[6]	
5.	(a)	$V_{IN} = 5 \times 2.3/12.3 = 0.94 \text{ V}$	1	
	(b)	(i)	3.5 V for increasing output (1) 1 V for decreasing output (1) [Allow 1 mark if answers reversed]	2
		(ii)	Switching threshold at 3 and 4.5 units on time axis 2 ×(1) Inverted o/p with amplitude of 5 V (1) [Apply ecf from part (i)]	3
(c)	$3 = g_M \times 5$ (1) $g_M = 0.6 \text{ S}$ (1)	2		
			[8]	



Question		Answers/Explanatory Notes	Marks Available
6.	(a)	Correct labels and shape (1) Correct M/S ratio (1)	2
	(b)	$R_B = 13 \text{ k}\Omega$ (1) Substitution/multipliers (1)	2
	(c)	$R_A = 26 \text{ k}\Omega$ (1) [Apply ecf from (b)]	1
			[5]
7.	(a)	Voltage across R = 9 V (1) $I = 258 \text{ mA}$ (1) $R = 9/258 \text{ mA} = 34.88 \Omega$ (1)	3
	(b)	Select 33 Ω to allow for 250 mA load current and 8 mA zener current	1
	(c)	(i) 3 V (1) (ii) 11.5 V (1) (iii) $P = 11.5^2/33$ (1) = 4 W (1) [Accept 3.79 W if calculation based on $R = 34.88 \Omega$] [Apply ecf from previous parts]	4
			[8]
8.	(a)	(i) Both points plotted accurately within ± 1 square with graph linear between points (1) (ii) $h_{FE} = 80 \pm 2$ [Apply ecf from an inaccurate graph] (1)	2
	(b)	(i) Accept answers in range 4.5 V to 4.6 V (1) (ii) $6 \text{ V} \pm 0.5 \text{ V}$ (1)	2
	(c)	$V_{\text{load}} = 15 - (6 \pm 0.5 \text{ V}) = 9 \text{ V} \pm 0.5 \text{ V}$ (1) $I_C = 9/120 = 0.075 \text{ A}$ [75 mA] (1) $P = 6 \times 0.075 = 0.45 \text{ W}$ (1)	3
			[7]

Question		Answers/Explanatory Notes	Marks Available
9.		Two resistors greater than 1 k Ω (1) Ratio resistors 1:3 (1) Larger resistor at top (1) Voltage divider with LDR connected to non inv i/p (1) LDR at bottom (1) Variable resistor (1) Correct transistor and lamp connections (1)	[7]
TOTAL			60

ET4

Question			Marking details	Marks Available
1.	(a)	(i)	Inverting	1
		(ii)	1.0 V and 2.5 V (any order)	1
	(b)		<p>The top graph shows the input voltage V_{IN}/V over time. The signal is a pulse that starts at 1V, rises to a peak of approximately 4.5V at 3ms, falls to a minimum of approximately 0.5V at 8ms, and then rises to another peak of approximately 4.5V at 12ms before falling back to 1V. Two horizontal dotted blue lines are drawn at 1.0V and 2.5V. The bottom graph shows the output voltage V_{OUT}/V over time. It is a square wave that is high at 10V from 0ms to 1.5ms, low at 0V from 1.5ms to 6.5ms, high at 10V from 6.5ms to 10.5ms, and low at 0V from 10.5ms to 15ms.</p>	
			Action consistent with part (a)	1
			Correct switching thresholds	1
			Correct saturation	1
				[5]
2.	(a)		Antenna – Tuned Circuit – Detector/Demodulator – RF Filter - HP	1
	(b)	(i)	480 kHz / 0.48 MHz 3.28 MHz	1 1
		(ii)	480 kHz or 0.48 MHz	1
(iii)		<p>The block diagram shows the signal flow: Antenna → Tuned RF Amplifier → Mixer → IF Filter → IF Amplifier → Detector / Demodulator → AF Amplifier → Loudspeaker. A Local Oscillator is connected to the Mixer via a Mechanical Link. The IF Filter and IF Amplifier blocks are circled in red, and a red double-headed arrow indicates they can be in either order.</p>	3	
			IF Filter / Amp may be in either order	[7]


Question		Marking details	Marks Available																										
3.	(a)	<p>Logic level</p> <p>Correct data orientation and correct parity bit = 2 Completely reversed data orientation and correct parity bit = 1 Correct labels = 1</p>	3																										
	(b)	<p>(i) $P_4 \text{ \& } P_0 = 1, P_1, P_2 \text{ and } P_3 = 0$ 5 correct = 2 / Complete inverse = 1</p> <p>(ii) I. Only P_2 fails the parity test</p> <p>II.</p> <table border="1"> <thead> <tr> <th>D_7</th> <th>D_6</th> <th>D_5</th> <th>D_4</th> <th>D_3</th> <th>D_2</th> <th>D_1</th> <th>D_0</th> <th>P_4</th> <th>P_3</th> <th>P_2</th> <th>P_1</th> <th>P_0</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	P_4	P_3	P_2	P_1	P_0	1	1	1	0	1	1	0	0	1	0	0	0	1	2 1 1
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	P_4	P_3	P_2	P_1	P_0																	
1	1	1	0	1	1	0	0	1	0	0	0	1																	
			[7]																										
4.	(a)	$\beta = \frac{\Delta f_c}{f_i} = \frac{60}{20} = 3$ <p>Correct formula + substitution (1) Answer (1)</p>	2																										
	(b)	<p>$bandwidth = 2(\Delta f_c + f_i) = 2(60 + 20) = 160\text{kHz}$ or $bandwidth = 2(1 + \beta) f_i = 2(1 + 3) \times 20 = 160\text{kHz}$</p> <p>Correct formula + substitution (1) Answer (1) Allow ecf for β</p>	2 [4]																										

Question		Marking details	Marks Available
5.	(a)	$\frac{9 - V_{IN}}{6.6} = \frac{9 - 2}{5.6}$ $9 - V_{IN} = \frac{7 \times 6.6}{5.6}$ $9 - V_{IN} = 8.25$ $V_{IN} = 9 - 8.25 = 0.75V$	
		<p>$V_{OUT} = +9V$</p>  <p>$V_{IN} = ?V$</p> $I = \frac{9 - 2}{5.6k} = 1.25mA$ <p>so $V_{1k} = 1.25mA \times 1k = 1.25V$</p> $\therefore V_{IN} = 2 - 1.25 = 0.75V$ <p>correct formula / substitution (1) correct answer (1)</p>	2
	(b)	$\frac{-9 - V_{IN}}{6.6} = \frac{-9 - 2}{5.6}$ $-9 - V_{IN} = \frac{-11 \times 6.6}{5.6}$ $-9 - V_{IN} = -12.96$ $V_{IN} = -9 + 12.96 = 3.96V$	
		<p>$V_{OUT} = -9V$</p>  <p>$V_{IN} = ?V$</p> $I = \frac{-9 - 2}{5.6k} = 1.96mA$ <p>so $V_{1k} = 1.96mA \times 1k = 1.96V$</p> $\therefore V_{IN} = 2 + 1.96 = 3.96V$ <p>correct formula / substitution (1) correct answer (1)</p>	2
			[4]

Question		Marking details	Marks Available	
8.	(a)	i) 472 kHz	1	
		ii) Use of 0.7 max to determine bandwidth – clearly marked on graph (1) bandwidth = 8 kHz (1)	2	
	(b)	$Q = \frac{f_o}{B} = \frac{472}{8} = 59$	1	
	(c)	$Q = \frac{2\pi f_o L}{r_L}$ $L = \frac{Q \times r_L}{2\pi f_o} = \frac{59 \times 0.7}{2 \times \pi \times 472000} = 13.9 \times 10^{-6} = 13.9 \mu\text{H}$ $L = 14.16 \mu\text{H} (Q = 60)$	No mark if value of Q out of bounds Formula + rearrangement (1) answer (1)	2
		(d)	$C = \frac{1}{4\pi^2 f_o^2 L}$ $C = \frac{1}{4 \times \pi^2 \times 472000^2 \times 13.9 \times 10^{-6}}$ $C = 8.18 \times 10^{-9} = 8.2 \text{ nF}$ $C = 8.02 \text{ nF} (L = 14.16 \mu\text{H})$	No mark if L out of bounds answer
	(e)	i)	$R_D = \frac{L}{r_L C}$ $R_D = \frac{13.9 \times 10^{-6}}{0.7 \times 8.18 \times 10^{-9}} = 2427 \Omega$ $R_D = 2427 \Omega$ If $L = 14 \mu\text{H}$ and $C = 8 \text{ nF}$ then R_D is 2500Ω If $L = 14.16 \mu\text{H}$ and $C = 8.02 \text{ nF}$ then R_D is 2522Ω No mark if L or C out of bounds answer	1
		ii)	$I = \frac{8}{2427} = 3.3 \text{ mA}$ $R = \frac{2}{3.3 \times 10^{-3}} = 606 \Omega$ or $R = \frac{2427}{4} = 606 \Omega$	Substitution in formula (1) answer (1)
				[10]

ET5

1. (a)



Main sequence correct
 Unused states identified correctly **ecf**
 Unused states lead into main sequence (anywhere)

1 mark
 1 mark
 1 mark
 1 mark
 1 mark

(b)

$D_C = B \cdot \underline{A}$
 $D_B = \underline{A + C}$
 $D_A = C \cdot B \cdot \overline{A}$ (or equivalents)

Total for Q1 6

2. (a)

State	Current Outputs			Next Outputs		
	C	B	A	D _C	D _B	D _A
0	0	0	0	1	0	1
1	1	0	1	1	0	0
2	1	0	0	1	1	0
3	1	1	0	0	1	0
4	0	1	0	0	0	0
5	0	0	1	1	1	1
6	0	1	1	0	1	0
7	1	1	1	0	0	0

One mark for each correct data input
 C B A correct for eight steps
 (Main sequence only, and repeated: 1 mark only)
 C B A correct for six or seven steps only - 1 mark
 D_C D_B D_A / C, B, A structure correct

3 marks

(b)

Unused states – 0 0 1 / 0 1 1 / 1 1 1 (**ecf**)
 All

2 marks

(c)

Any two - 1 mark
 No stuck states (**ecf**)

1 mark

Total for Q2 6

3. (a)

```
bsf STATUS,RP0
movlw b'11111'
movwf TRISA
movlw b'XXXX0001'
movwf TRISB
bcf STATUS,RP0
```

Correct binary number for TRISA
 Correct binary number for TRISB ('X' = any value)

1 mark
 1 mark
 1 mark
 1 mark

(b) (i)

- (i) ISR is labelled 'alarm'
- (ii) temp. sensor output connected to bit 6
- (iii) Clears interrupt flag / allows further interrupts or equivalents
 "Bit 1" instead of ".....flag": no marks

(d) (iv)

LED pulses
 Buzzer switches on continuously
 until switch on PORT A0 is pressed.

1 mark
 1 mark
 1 mark

Total for Q3 8

4.	(a)	(i)	Load regulation – output voltage unaffected by load current / resistance	1 mark
		(ii)	Line regulation – output voltage unaffected by supply voltage	1 mark
	(b)	(i)	Non-inverting input voltage = 10.0V	1 mark
		(ii)	Transistor symbol with base to output of op-amp Correct connections for collector and emitter	1 mark 1 mark
		(iii)	$V_{OUT} = 12.0V$	1 mark
		(iv)	No change to output voltage Voltage across 180Ω resistor increases to 5.5V (accept increases)	1 mark 1 mark
Total for Q4				8
5.	(a)	(i)	In Gray code, only 1 bit changes at a time. In binary, several bits can change.	1 mark
		(ii)	Binary can give false readings when optoswitches cross a segment boundary.	1 mark
			$G = Y$	1 mark
			$A = X \cdot \bar{Y}$	1 mark
			$R = \bar{X} \cdot \bar{Y}$ (or $\overline{X + Y}$)	1 mark
Total for Q5				5
6.	(a)	(i)	Voltage at X falls	1 mark
		(ii)	Voltage at Y falls	1 mark
	(b)	(i)	Voltage at X falls	1 mark
		(ii)	Voltage at Y unchanged	1 mark
	(c)		Circuit must amplify the difference in voltage between X and Y, and ignore absolute size of each such as interference spikes.	1 mark
	(d)		$V_{OUT} = +1.25V$ Wrong sign – subtract one mark	2 marks
Total for Q6				7
7.	(a)	(i)	Diac – correct circuit symbol in series with gate terminal	1 mark
		(ii)	RC network connected correctly with variable resistor	1 mark 1 mark
	(b)	(i)	Phase angle = 18° Appropriate calculation	1 mark 1 mark
		(ii)	The bigger the phase angle the dimmer the bulbs.	1 mark
	(c)		Correct shape during positive half-cycle – triggers at 25V and on afterwards Correct shape during negative half-cycle – switched off	1 mark 1 mark
Total for Q7				8
8.	(a)	(i)	Optimum voltage gain of P = 10 Gain of Q = $100 \div$ gain of P	1 mark 1 mark
		(ii)	Correct bandwidth = 2×10^5 allow ecf from (i)	1 mark
		(iii)	Capacitors block any DC component in signal.	1 mark
	(b)	(i)	Voltage gain = 1	1 mark
		(ii)	Impedance matching between pre-amp and subsequent stage.	1 mark
Total for Q8				6
9.	(a)		Correct shape for treble cut filter Correct low frequency gain (= 20) Correct break frequency (= 10 kHz)	1 mark 1 mark 1 mark
	(b)	(i)	Parallel RC network RC network in feedback loop and rest of circuit correct Correct low frequency gain	1 mark 1 mark 1 mark
		(ii)	Correct capacitor = 0.1 nF Appropriate calculation (ecf)	1 mark 1 mark
	(c)	(i)	$V_{OUT} = -1.2V$	1 mark
		(ii)	Output 0.7V smaller than V_{IN} Horizontal section for V_{IN} between +0.7V and -0.7V	1 mark 1 mark
Total for Q9				11

10. (a) $V_{OUT} = -0.6V$ (wrong sign: no marks) 1 mark
- (b) (i) Correct ratio of input resistors ($R_B = 150k\Omega$, $R_A = 300k\Omega$) 1 mark
- Feedback resistor = $30k\Omega$ 1 mark
- (ii) Correct circuit for inverting amplifier, with input connected 1 mark
- Equal values for feedback and input resistors and both $>1k\Omega$ 1 mark

Total for Q10

5



WJEC
245 Western Avenue
Cardiff CF5 2YX
Tel No 029 2026 5000
Fax 029 2057 5994
E-mail: exams@wjec.co.uk
website: www.wjec.co.uk