| Surname | Centre <br> Number | Candidate <br> Number |
| :--- | :--- | :--- | :--- |
| Other Names |  |  |

## GCE AS/A level

## WJEC

 CBAC
## 1141/01

## ELECTRONICS - ET1

P.M. MONDAY, 12 May 2014

1 hour 15 minutes

## ADDITIONAL MATERIALS

In addition to this examination paper, you will need a

| For Examiner's use only |  |  |
| :---: | :---: | :---: |
| Question | Maximum <br> Mark | Mark <br> Awarded |
| 1. | 8 |  |
| 2. | 6 |  |
| 3. | 9 |  |
| 4. | 7 |  |
| 5. | 6 |  |
| 6. | 5 |  |
| 7. | 7 |  |
| 8. | 12 |  |
| Total | 60 |  | calculator.

## INSTRUCTIONS TO CANDIDATES

Use black ink or black ball-point pen.
Write your name, centre number and candidate number in the spaces at the top of this page.
Answer all questions.
Write your answers in the spaces provided in this booklet.

## INFORMATION FOR CANDIDATES

The total number of marks available for this paper is 60 .
The number of marks is given in brackets at the end of each question or part-question.
You are reminded of the necessity for good English and orderly presentation in your answers.
You are reminded to show all working. Credit is given for correct working even when the final answer given is incorrect.

## INFORMATION FOR THE USE OF CANDIDATES IN ET1

## Preferred Values for resistors

The figures shown below and their decade multiples and sub-multiples are the E24 series of preferred values.
$10,11,12,13,15,16,18,20,22,24,27,30,33,36,39,43,47,51,56,62,68,75,82,91$.

## Standard Multipliers

| Prefix | Multiplier |
| :---: | :---: |
| T | $\times 10^{12}$ |
| G | $\times 10^{9}$ |
| M | $\times 10^{6}$ |
| k | $\times 10^{3}$ |


| Prefix | Multiplier |
| :---: | :---: |
| m | $\times 10^{-3}$ |
| $\mu$ | $\times 10^{-6}$ |
| n | $\times 10^{-9}$ |
| p | $\times 10^{-12}$ |

Operational amplifier

$$
\begin{aligned}
& G=-\frac{R_{F}}{R_{\mathrm{IN}}} \\
& G=1+\frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{1}} \\
& \text { Slew Rate }=\frac{\Delta \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{t}}
\end{aligned}
$$

Boolean identities $\quad \mathrm{A}+\overline{\mathrm{A}} \cdot \mathrm{B}=\mathrm{A}+\mathrm{B}$

$$
\mathrm{A} \cdot \mathrm{~B}+\mathrm{A}=\mathrm{A} \cdot(\mathrm{~B}+1)=\mathrm{A}
$$

## BLANK PAGE

1. The following diagram shows a logic system.

(a) The partially completed truth table for the logic system is shown below.

| INPUTS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{Q}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{2}}$ | $\mathbf{Q}_{\mathbf{3}}$ |
| 0 | 0 |  | 0 |  |
| 0 | 1 |  | 1 |  |
| 1 | 0 |  | 1 |  |
| 1 | 1 |  | 0 |  |

(i) Identify the logic gate that gives output $\mathbf{Q}_{2}$.

Gate $\qquad$
(ii) Complete the truth table for the outputs $\mathbf{Q}_{1}$ and $\mathbf{Q}_{3}$.
(b) Give the Boolean expression for each of the outputs $\mathbf{Q}_{1}, \mathbf{Q}_{2}$ and $\mathbf{Q}_{3}$ in terms of $\mathbf{A}$ and $\mathbf{B}$.
$\mathrm{Q}_{1}=$ $\qquad$
$\mathbf{Q}_{2}=$ $\qquad$
$\mathbf{Q}_{3}=$
(c) Name the single gate that would produce the same output as $\mathbf{Q}_{3}$.
(d) Show on the following diagram how the same output $\mathbf{Q}_{3}$ could be generated using a multiplexer.

2. The truth table for a logic gate is given below.

| $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{Q}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(a) Using only AND, OR and NOT gates, draw a diagram of a logic system that will produce this truth table.
(b) Redraw your system in part (a) using only NAND gates.
(c) Draw lines through all redundant gates.
3. (a) Simplify the following expressions, showing your working where appropriate.
(i) $\overline{\mathrm{A}} .1=$
(ii) $\quad(B+\bar{A}) \cdot(\bar{B}+A)=$ $\qquad$
(b) A different logic system produced the Karnaugh map shown below.

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 1 | 1 |
| 01 | 1 | 1 | 0 | 0 |
| 11 | 1 | 1 | 0 | 1 |
| 10 | 0 | 0 | 1 | 1 |

Give the simplest Boolean expression for the output Q of this logic system. Show any groups that you create on the map.
$\qquad$
$\qquad$
$\qquad$
(c) Apply DeMorgan's theorem to the following expression and simplify the result. All steps of the simplification must be shown.

$$
Q=(\overline{\bar{A}} \cdot \bar{B}) \cdot(\mathrm{A}+\overline{\bar{B}})
$$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
4. The incomplete circuit diagram shows a simple random number generator.

(a) (i) What does the circle (०) on the reset connection indicate?
$\qquad$
(ii) Complete the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5 .
(b) Describe, in detail, what happens to the display when:
(i) switch A is open;
$\qquad$
(ii) switch A is pressed and held closed.
$\qquad$
$\qquad$
(c) Explain why a 15 kHz astable is suitable for this application.
$\qquad$
$\qquad$
5. The circuit diagram shows one part of an alarm system.
$\qquad$


OV
(a) Inputs $\overline{\mathrm{S}}$ and $\overline{\mathrm{R}}$ are operated in the following sequence. Complete the truth table to show how the outputs Q and $\overline{\mathrm{Q}}$ respond.

| $\overline{\mathbf{S}}$ | $\overline{\mathbf{R}}$ | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 0 |  |
| 0 | 1 |  |  |
| 1 | 1 |  |  |
| 1 | 0 |  |  |
| 1 | 1 |  |  |

(b) Add the necessary components to the diagram such that the $\overline{\mathrm{S}}$ input can be used to set Q to logic 1 when a switch is momentarily pressed.
(c) The output of the alarm is a LED.

Complete the diagram to show how the LED can be used to indicate the logic state of $\overline{\mathrm{Q}}$. The LED should be ON when $\bar{Q}$ is sinking a current.
6. The diagram shows 3 D-type flip-flops, which form part of a binary down-counter. Outputs A, B and $\mathbf{C}$ are used to indicate the binary output. $\mathbf{A}$ is the least significant bit.
A 1
B
C ${ }^{\circ}$

(a) Complete the diagram to make a three bit binary down-counter.
(b) The initial state of the counter is shown in the table. Complete the table, using $\mathbf{0}$ or $\mathbf{1}$, to indicate the logic state of each output after the stated number of clock pulses.

|  | OUTPUT <br>  <br>  | OUTPUT <br> $\mathbf{B}$ | OUTPUT <br> $\mathbf{A}$ |
| :--- | :---: | :---: | :---: |
| Initial State | 1 | 1 | 1 |
| After ONE <br> clock pulse |  |  |  |
| After SIX <br> clock pulses |  |  |  |

## BLANK PAGE

7. The circuit diagram shows part of a diver's pressure gauge system. The output of the pressure sensing unit is amplified using a voltage amplifier based on an op-amp.


The calibration graph for the pressure sensing unit is shown below. Pressure is measured in units called kPa .

(a) What is the voltage gain of the amplifier?
(b) Use the calibration graph to:
(i) determine the pressure when $\mathrm{V}_{\mathrm{X}}=90 \mathrm{mV}$;
(ii) calculate the output voltage $\mathrm{V}_{\text {OUT }}$ of the amplifier at 110 kPa .
$\qquad$
$\qquad$
(c) The op-amp saturates at $\pm 8.0 \mathrm{~V}$. Determine the maximum pressure that this system can measure.
8. A data sheet for an op-amp is given below.

| Parameter | Value |
| :--- | :--- |
| Open-loop gain | $3.0 \times 10^{5}$ |
| Input impedance | $2.0 \times 10^{12} \Omega$ |
| Saturation voltage for a <br> $\pm 13 \mathrm{~V}$ supply | $\pm 12 \mathrm{~V}$ |
| Slew rate | $4.8 \mathrm{~V} \mathrm{\mu s}^{-1}$ |
| Gain-bandwidth product | 3.6 M Hz |

The op-amp is powered from a $\pm 13 \mathrm{~V}$ supply.
An amplifier has a variable voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is -60 .
(a) Complete the circuit diagram for a voltage amplifier with this specification.
$\qquad$

(b) (i) Calculate the two resistance values which give a maximum voltage gain of -60. Identify the feedback resistance.
(ii) What is the input impedance of this voltage amplifier?
(c) The voltage gain is adjusted and the output voltage measured to be -9 V when the input voltage is 200 mV . Calculate the new voltage gain.
$\qquad$
(d) The voltage gain is changed to -30 . Calculate the maximum bandwidth of the amplifier with this voltage gain.
(e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below. $\mathbf{V}_{\text {OUT }}$ is initially at $\mathbf{0} \mathbf{V}$.



