

# **GCE MARKING SCHEME**

## ELECTRONICS AS/Advanced

**SUMMER 2013** 

#### INTRODUCTION

The marking schemes which follow were those used by WJEC for the Summer 2013 examination in GCE ELECTRONICS. They were finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conferences were held shortly after the papers were taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conferences was to ensure that the marking schemes were interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conferences, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about these marking schemes.

	Page
ET1	1
ET2	6
ET4	9
ET5	16

## **GCE Electronics – ET1**

## Summer 2013

Question			Marking details	Marks Available
1	(a)		B       A       S       T       Z         0       0       1       0       0         0       1       0       0       1         1       0       0       0       1         1       1       0       1       0	
	(b)		One mark each correct column (allow <b>ecf</b> for Z) Logic gate EXOR (allow <b>ecf</b> from Z)	3
				[4]
2.	(a)	(i)	NAND Gate	1
		(ii)	$Q = \overline{A.B}$ or $Q = \overline{A} + \overline{B}$ or allow 3 term answer	1
	(b)	(i) (ii)	EX-NOR ;       EXNOR ;       XNOR $D$ $C$ $P$ $0$ $0$ $1$ $1$ $0$ $0$ $0$ $1$ $0$	1
			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1
		(iii)	$P = \overline{D \oplus C}$ or $P = \overline{D.C} + D.C$ allow <b>ecf</b> from (ii)	1
				[5]

Question	Marking details	Marks Available
3 (a) (b)	C $B$ $A$ $Q$ $0$ $0$ $0$ $0$ $1$ $0$ $0$ $1$ $0$ $1$ $0$ $1$ $1$ $0$ $1$ $1$ $0$ $1$ $1$ $0$ $1$	1 1 2
(c)	method 1ormethod 2 $\overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{A}}.\overline{B}$ $\overline{\overline{A}}.\overline{\overline{A}}.\overline{B} + \overline{\overline{B}}.\overline{\overline{A}}.\overline{B}$ $A.B + A + \overline{B}$ $A + \overline{B}$ $A.(B + 1) + \overline{B}$ $A + \overline{B}$ $A + \overline{B}$ 11mark correct answer2marks for clearly shown correct working.	3
	2 marks for clearly shown concer working.	[7]

	Ques	tion	Marking Details	Marks Available
4.	(a)	(i)	B to NOT gate (1) NOT gate to AND's with A and C (both correct) (1) AND's to OR gate to Q (1)	3
		(ii)	Correct replacement NOT by NAND (1) Correct replacement AND by NAND ( <b>both required</b> ) (1) Correct replacement OR by NAND (1) Allow <b>ecf</b> from (i)	3
		(iii)	Two correct redundancies <i>clearly</i> identified	2
	(b)		6 (NAND gates required)	1
				[9]
5.	(a)	(i)	Binary (0) 1111011	1
		(ii)	BCD 0001 0010 0011	1
	(b)		Fewer <u>bits</u> required (for binary) or equivalent	1
				[3]

	Ques	tion			Ma	arking	Detai	ls			М	arks Available
6	(a)		All clock All Q's to All $\overline{Q}$ 's to	output	flags (1)							3
	(b)	(i)	A and D t Output of			OP(1)						2
		(ii)	3 (allow 6	j)								1
		(iii)	Clock Pulse	D	С	В	А	Q	W			
			0	0	0	0	0	1	0			
			1	0	0	0	1	1	0			
			2	0	0	1	0	1	1	_		
			3	0	0	1	1	0	1	_		
			4 5	0	1	0	0	1	0	_		
			6	0 0	1	0	1 0	1 1	0 1	_		
			7	0	1	1	1	0	1	-		
			8	1	0	0	0	1	0	_		
			9	0	0	0	0	1	0			
			One mark Line for c	lock pul	se 9 con	rect (w	vrt ans	wer in	table			3
		(iv)	ON for 3 s Complete Allow <b>ecf</b>	ly correc	ct 2 mar							2
												[11]

(	Questi	on	Marking details	Marks Available
7.			B starts at logic 1 (1) B <b>falls</b> to logic zero at 50 ns (1) Q is 30 ns pulse/notch (1) Q positive pulse between 30 and 60 ns (1)	4
				[4]
8.	( <i>a</i> )		-60 (minus sign and value needed, ignore units)	1
	(b)	(i)	$V_{OUT}$ inverted version of $V_{IN}$ (1) Peaks at $\pm 10 \text{ V}$ (1) Peaks, troughs and intercepts on time axis correct (1)	3
		(ii)	Inverted graph of input with same time axis intercepts (1) Clipping shown at $\pm$ 14 V (1)	2
				[6]
9.	<i>(a)</i>	(i)	Y faster slew rate (or equivalent) Both needed	1
		(ii)	$\frac{2.5x10^6}{500} = 5000 \text{ [Hz] or 5 k[Hz] or 0.005 M[Hz]}$	1
	(b)	(i)	Feedback resistor between output and inverting input (1) Resistor between inverting input and 0 V (1) Input terminal to non-inverting input (1)	3
		(ii)	Resistors in ratio <b>79:1</b> (1) Resistors correctly identified <b>and</b> both 1 k $\Omega$ or greater (less than 10 M $\Omega$ ) (1)	2
	(c)		Horizontal line at gain = 80 for low frequency (1) Sloping line passing through point (24, 56) (1)	2
	( <i>d</i> )		Slew rate = $\frac{12}{4.8}$ = 2.5 (1) V µs <sup>-1</sup> (1)	2
				[11]

## GCE Electronics: Unit ET2

## Summer 2013


(	Quest	ion	Answers/Explanatory Notes	Marks Available
1	(a)	(i) (ii) (iii)	6V (1) 3 mA (1) 2.4 mA (1)	3
	(b)		Voltage across resistors = $8.3 \text{ V}$ (1) Voltage across each $1 \text{ k} \Omega$ resistor = $4.15 \text{ V}$ (1) $\text{V}_{\text{OUT}} = 4.85 \text{ V}$ (1)	3 [ <b>6</b> ]
2.	(a)	(i) (ii)	X low, Y high (1) X high, Y low (1) [allow 1 mark if answers to (i) and (ii) are reversed]	2
	(b)		Buzzer between 9V supply and Y [ecf from (a)(ii)]	1
	(c)		To prevent false switching e.g. due to changes in ambient light	1
			ingin	[4]
3.	(a)	(i) (ii)	$R = 4 V / 15 (1) R = 267 \Omega (1) 270 \Omega (1)$	3
	(b)	(i) (ii)	Diode across LED (1) and in inverse parallel (1) accept range $133\Omega$ to $135\Omega$ (1)	
		(11)	[allow <b>ecf</b> from (a)]	3
				[6]
4.	(a)		10 s	1
	(b)	(i)	Substitution/multipliers (1)	2
		(ii)	6.9 s (1) Substitution/multipliers (1)	2
		(iii)	0.81 V (1) 50 s	1
	(c)	(i)	Appropriate scales (1) Quality/accuracy of curve (1)	
		(ii)	11 s [accept range 10 - 12 s] (1) [allow <b>ecf</b> from (b)]	3
				[9]


(	Quest	ion	Answers/Explanatory Notes	Marks Available
5.	(a)		4.24V (1) 4.6V (1)	2
	(b)	(i) (ii)	Graph with horizontal line just below peak (1) Voltage label showing peak at 4.6 V (1) [allow <b>ecf</b> from (a)]	2
	(c)		Graph showing large (1) Full wave output (1)	2
	(d)	(i) (ii)	Increases (1) 50Hz (1)	2
				[8]
6.	(a)		Switch and resistor in trigger cct (1) Switch at bottom (1)	2
	(b)		Relay between pin 3 and 0V rail (1) NO contact /connections in secondary cct (1) [accept relay connected to 15V rail with NC contact]	2
	(c)		T = 300  s (1) substitution into formula/multipliers (1)	3
			1.24 MΩ (1)	[7]
7.	(a)		Substitution/rearranging formula (1) $g_M = 1.875 \text{ S}$ (1)	2
	(b)		zero [accept answers less than 0.1 mA]	1
	(c)		gives low power consumption in the MOSFET	1
				[4]

	Quest	ion	Answers/Explanatory Notes	Marks Available
8.	(a)	(i) (ii) (iii)	$I_{c} = 1 A$ $I_{B} = 1/250 = 0.004 = 4 mA$ Voltage across base resistor = 4 V (1) $R_{B} = 4 V/4 mA = 1 k\Omega (1)$	1 1 2
	(b)		Thermistor and variable resistor in input cct (1) Thermistor at bottom (1)	2
	(c)		When $I_B = 4 \text{ mA}$ , voltage across 700 $\Omega$ resistance = 700 x 4 mA = 2.8 V (1) $V_B = 7.2 - 2.8 = 4.4 \text{ V}$ (1) This shows that when the base current is 4 mA the input	3
			voltage is insufficient to saturate the transistor (1) [allow <b>ecf</b> from (a)]	[9]
9.	(a)	(i)	12 - 5.1 = 6.9 V (1) 6.9/15 = 0.46 A = 460 mA (1)	2
		(ii)	$5.1 \ge 0.46 (1)$ = 2.3 W (1) ecf from (i)	2
	(b)		460 - 10 = 450  mA  [allow ecf from (a)]	1
	(c)	(i) (ii)	9.2 V (1) 5.1 V (1)	2
				[7]
			TOTAL	60

### **GCE Electronics – ET4**

#### Summer 2013





-	stion	-	Marking details	Marks Available
3.	<i>(b)</i>	(i)	$\beta = \frac{\Delta f_c}{f_i} = \frac{100}{20} = 5$	1
		(ii)	<b>Bandwidth</b> = $2(1 + \beta)f_i$	
			= 2(1+5)20kHz	1
			= 240 kHz or	1
			$Bandwidth = 2(\Delta f_c + f_i)$	or
			= 2(100 + 20)	1
			= 240 kHz	1
				[5]
4.	<i>(a)</i>	(i)	Pulse Width Modulation (1)	
	(b)	(ii) (i) (ii)	Amplitude	3
			Consistency of Shape (1) Accuracy (1)	3
				[6]

Question	Marking details	Marks Available
5. <i>(a)</i>	High Pass Filter	1
(b)	$X_c = \frac{1}{2\pi fC}$ $= \frac{1}{2\pi \times 1000 \times 47 \times 10^{-9}}$	
	$= 3386\Omega$ substitution <b>and</b> multipliers = 1 correct answer = 1	2
(c)	33.86 $\Omega$ or (b) ÷ 100.	1
( <i>d</i> )	$f_{b} = \frac{1}{2\pi RC}$ $f_{b} = \frac{1}{2 \times \pi \times 180 \times 47 \times 10^{-9}}$	
	$f_b = 18.812 kHz$	
	substitution <b>and</b> multipliers = 1 correct answer = 1	2
(e)	Gain $\begin{pmatrix} Gain \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ $	
	Shape consistent with (a)(1) Break frequency consistent at 70% point with (d) (18.8 kHz)(1) {Red line gives true response – accept 2 line approx. between limits shown but must pass through 70% value}	2
		[8]

Question			Marking details	Marks Available
6.	<i>(a)</i>	(i)	Parity bit = 1	1
	(b)	(ii) (i)	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$	4
			$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2
		(ii)		1
			The only parity bits to fail are $P_1$ and $P_4$ , the only bit affected by an error in these two parity bits is $D_7$ , so this is where the error is located.	1
				[9]

Question			Marking details	Marks Available	
7.	<i>(a)</i>	i)	Block X = Sampling Gate	1	
		ii)	Block Y = PISO Shift Register	1	
		iii)	Block Z = PISO Clock, 800 kHz Clock, High Frequency Clock (Do not accept just Clock)	1	
	(b)	i)	$2^{16} = 65\ 536$	1	
		ii)	The highest frequency present at the input is 20 kHz (Audio Signal). Nyquist's sampling theorem states that sampling frequency must be at least 2x highest input frequency, = 36 kHz, therefore 50 kHz	1	
	(c)		Block X Output 2 0 0 0		
			All 3 Correct = 2 marks 2 Correct = 1 mark	2	
	( <i>d</i> )	i)	Input - Schmitt Trigger SIPO Shift Register 2MHz Clock		
			-1 for each error Minimum of 0 marks Maximum of 2	2	
		ii)	I. Low pass filter (1)		
			II. Digital to analogue converter (1)	2	
				[11]	

Question	Marking details	Marks Available	
8. <i>(a)</i>	$V_{REF}$ is set at 0 V, (therefore it does not matter whether $V_{OUT}$ is at +13 V or -13 V, the voltage drop across $R_1$ is the same)	1	
<i>(b)</i>			
	$V_{OUT} = +13 V$ $R_1$		
	-		
	$V_X = 0 V$		
	$V_{IN} = -2 V$		
	$I = \frac{13-0}{R_1} = \frac{13}{R_1}$ and $I = \frac{0-(-2)}{R_2} = \frac{2}{R_2}$		
	The current I is the same so we can equate these equations.		
	$\frac{13}{R_1} = \frac{2}{R_2}$		
	$\frac{13\boldsymbol{R}_2}{2} = \boldsymbol{R}_1$		
	$6.5\boldsymbol{R}_2 = \boldsymbol{R}_1$		
	e.g. $R_1 = 6.5k$ , $R_2 = 1k$ $R_1 = 13k$ , $R_2 = 2k$ etc		
	OR		
	$V_{R_1}:V_{R_2}$		
	13:2		
	6.5:1		
	$\therefore \mathbf{R}_1 : \mathbf{R}_2$		
	∴ <b>6.5</b> : 1		
	$R_1 = \dots 65k.\dots R_2 = \dots10k.\dots$		
	Calculation of ratio = 2 marks Correct resistors >1k = 1 mark	3	
		[4]	

#### **GCE Electronics – ET5**

#### Summer 2013

1.	<i>(a)</i>	Three	states in the main sequence		1
	<i>(b)</i>	(i)	Unused states - do not form part of the main sequence		1
		(ii)	Stuck state – one that never progresses into the main sequence	ce	1
	<i>(c)</i>	(i)	One of $S_5 / S_6 / S_7$ .		1
		(ii)	Two stuck states $-S_3$ and $S_4$ (both needed to get mark.)		1
		(iii)	Stuck states can be a problem on power-up or system reset.		1

Total for Q1 [6]


4

**2.** (*a*)

	Curr	ent Ou	Nex	t Out	puts	
State	С	B	Α	D <sub>C</sub>	D <sub>B</sub>	DA
0	1	0	0	1	1	0
1	1	1	0	0	1	1
2	0	1	1	0	0	1
3	0	0	1	1	0	0
4	0	0	0	1	1	0
5	0	1	0	0	1	1
6	1	0	1	1	0	0
7	1	1	1	0	0	1

Main sequence identified (1) Unused states identified (1) Correct progression for main sequence (1) Correct progression for unused states (1)

*(b)* 




3.	(a)	PORT A: bit 2 is an input; all others are outputs (1) PORT B: all bits are inputs (1)						2
	( <i>b</i> )	movlw	)	1				
	(c)	101 102 103 104 105 106 107 108 All seve Any fiv Any the	re ree		ompl . 3 m . 2 m	Wtemp,1 INTCON,1 PORTA,4 PORTA,3 fivesec PORTA Wtemp,0 te / correct 4 marks urks only urks only urk only		4
	( <i>d</i> )	Workin	g registe	er may t	be us	d, and hence conten	ts changed, in ISR	1
							Total for Q3	[8]
4.	(a)	(i) (ii)	•	e at X = ates wh			voltage exceeds the input voltage ran	1 ge. 1
	(b)	(i) (ii) (iii) (iv)		1 1 1				
		<b></b>	T4	~		Ontracto		
		PO	Input R S	S TU	V	Outputs       C     B		
			0         0           0         0           0         0           1         0           1         1           1         1           1         1           1         1           rator out         reversed	0         0           0         0           0         0           0         0           0         0           1         0           1         1           1         1           1         1           1         1	0 0 0 0 0 0 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	btract one mark	3
		Dinary	ourputs	CDAC		(1)	Total for O4	ر ۲01

3 Total for Q4 [8]

5.	(a)	(a) One strain gauge is under different strain from the other.				
	(b)	(i) Voltage at $P = 5.42 V$ (ii) Voltage at $Q = 5.45 V$ (iii) Voltage gain of difference amplifier = 41 (iv) $V_{OUT} = -1.23 V$ Incorrect sign – subtract one mark	1 1 1 2			
	(c)	Both strain gauges are exposed to same temperature, and so output of bridge is unaffected by temperature variation	1			
	(d)					
		Zener diode + resistor, with correct symbols and orientation (1) Emitter follower, with correct symbols and orientation (1)	3			
		Correct connections to op-amp (1) Total for Q5	5 [10]			

6.	<i>(a)</i>		Gate – must receive a sufficient positive pulse of current, or equivalent	1
	( <i>b</i> )		Holding current – minimum anode/cathode current needed to maintain latching	1
	( <i>c</i> )	(i) (ii)	Diac – correct circuit symbol in series with gate terminal Phase shift = $tan^{-1}(R/X_c)$	1
			Evidence of correct interpretation of multipliers and/or $X_C(1) = 25.2^0$ (1)	2

(iii)




For  $V_C$  – sinusoidal with phase lag (1) – correct alignment to firing voltage (1) For  $V_T$  – correct shape (1) For  $V_L$  – correct shape (1)  $V_T$  +  $V_L$  =  $V_S$ (1) 5

Total for Q6 [10]

7.	(a)	Filter = bass cut	1
	<i>(b)</i>	Break frequency = $260.5 \text{Hz}$	
		Use of 13 k $\Omega$ resistor (1)	3
		Evidence of correct interpretation of multipliers (1)	
		Correct answer (1)	
	( <i>c</i> )	Correct shape, allowing <b>ecf</b> from $(a)(1)$	3
		Correct break frequency, allowing <b>ecf</b> from $(b)(1)$	
		Correct gain on horizontal portion $(= 30) (1)$	
		Total for Q7	[7]

- **8.** (a) Link Z only
  - (b) $R_1 = R_2$ 1(c)(i)Max power dissipation = 9 W1
    - (ii) Zero, or reduced, power dissipation when signal = 0 1 (iii)



 $\begin{array}{l} \text{Amplitude} = 5.3 \, \text{V} \, (1) & 3 \\ \text{Evidence of crossover distortion (1)} \\ \text{Correct crossover distortion - horizontal curve between -0.7 and +0.7 V} \, (1) \end{array}$ 

-12V

(iv)

Four components as shown (1) Correct orientation (1) 2

1

Total for Q8 [9]

GCE ELECTRONICS MS SUMMER 2013



WJEC 245 Western Avenue Cardiff CF5 2YX Tel No 029 2026 5000 Fax 029 2057 5994 E-mail: <u>exams@wjec.co.uk</u> website: <u>www.wjec.co.uk</u>