

GCE MARKING SCHEME

ELECTRONICS AS/Advanced

SUMMER 2012

INTRODUCTION

The marking schemes which follow were those used by WJEC for the Summer 2012 examination in GCE ELECTRONICS. They were finalised after detailed discussion at examiners' conferences by all the examiners involved in the assessment. The conferences were held shortly after the papers were taken so that reference could be made to the full range of candidates' responses, with photocopied scripts forming the basis of discussion. The aim of the conferences was to ensure that the marking schemes were interpreted and applied in the same way by all examiners.

It is hoped that this information will be of assistance to centres but it is recognised at the same time that, without the benefit of participation in the examiners' conferences, teachers may have different views on certain matters of detail or interpretation.

WJEC regrets that it cannot enter into any discussion or correspondence about these marking schemes.

	Page
ET1	1
ET2	6
ET4	9
ET5	15

ET1

	Questic	n	Marking details	Marks Available
1.	(a)	(i)	B A Q 0 0 0 0 1 1 1 0 1 1 1 0	1
	(b)	(ii)	$Q = B \oplus A$ or $\overline{B}.A + B.\overline{A}$ NAND gate	1 1
	(c)	(i)	X Y W Q 0 0 1 1 1 0 0 0 0 1 1 0 1 1 0 1	2
		(ii)	One mark each correct column. ecf from a(i) Logic gate EXNOR ecf from (c)(i) column Q (single gate)	1 [6]
2.	(a)		Correct replacement of AND by NAND (1) Correct replacement of NOR by NAND (1) Correct replacement of OR by NAND (1)	3
	(b)		Two pairs of redundant gates clearly identified and crossed out	2
				[5]

	Quest	ion	Marking details	Marks Available
3	(a)		To pull the input up [to logic 1 when the switch is open] or to prevent 'short circuiting' power supply when switches are pressed.	1
	(b)		Logic 1 or high (not 5 V)	1
	(c)		Logic 1 or high (not 5 V)	1
	(d)		X and Y to NOR gate or NOT X NOT Y to AND (1) Output of NOR gate and Pulse producer to AND (1) Output on AND to Q (1) (other correct solutions accepted)	3
				[6]
4	(a)	(i)	\overline{A}	1
		(ii)	$ \begin{array}{ccc} B.\overline{A} + B.\overline{B} & (1) \\ B_{\bullet}\overline{A} & (1) \end{array} $	2
	(b)		3 groups identified (including 2 groups of 4) (1)	
			$Q = \overline{C} .B + \overline{D}.\overline{B}.\overline{A} + .\overline{C}.\overline{A}$ (1 mark each correct term from map)	4
	(c)		$Q = \overline{B} + \overline{A.B}$	
			$= \frac{\overline{B} + A.B}{\overline{B} + A}$	3
				[10]

	Question]	Markin	g detail	s		Marks Available
5.	(a)							
			A	В	X	Y		3
			1	1	0	1		
			0	1	1	0		
			1	1	1	0		
			1	0	0	1		
			1	1	0	1		
			0	0	1	1		
		Latch	g/resettir ing corre lden com	ct (lines	s 3+5) (1	1))	
	(b)	Clock 1						
		Data 1						
		Output 1 Q 0						2
			\overline{Q} is IN	VERSE	of Q			1
								[6]

	Questic	on 	Marking details	Marks Available
6.	(a)		500 k[Hz] or 0.5 M[Hz] or 500 000 [Hz]	1
	(b)		Output Q_c or \overline{Q}_c	1
	(c)		Output of Clock QA Time QB Time	
			Qc 1 Time	
			Q_A correct in all respects (1) Q_B and Q_C duration correct (1) Q_B and Q_C timing correct (1)	3
				[5]
7.	(a)	(i)		
			Odd no. of NAND inverters (1) Correct connections to 2-input NAND gate (1)	2
	(b)		Makes it edge-triggered	1
				[3]

Question				Marks Available			
8.	(a)		Frequenc	y/kHz V _{IN} /V	V _{OUT} /V	Voltage	
			5	0.5	15.0	gain 30.0	
			10	0.5	15.0	30.0	
			15	0.5	15.0	30.0	
			20	0.5	14.1	28.2	
			25	0.5	12.5	25.0	
			30	0.5	10.0	20.0	
			35	0.5	7.2	14.4	
			40	0.5	4.4	8.8	
	(b)		Gain completely Suitable scales dr Correctly plotted Suitable line of b Allow ecf on all r	awn points est fit	om (a)		3
	(c)		Bandwidth measu the graph 29 [kHz] (range	d on 2			
	(d)		GBWP = 29x3 kHz (1) <u>unit m</u> allow ecf from		nge 855 – 885)	2
							[8]
9.	(a)		Input impossible Slew-rate Open loc	2	Low val		
			1	r 8			2
					_1		
	<i>(b)</i>	(i)	– 12 [minus sig	n (1); 12 (1) – ig	gnore any units	s given]	2
		(ii)	Feedback resist non-inverting i input resistor be	i) 3			
	(iii) Resistors in ratio 12:1 (1) e.c.f. and $\geq 1 \text{ k}\Omega$ (1) ecf b(ii)						2
	(c)			(1) V μs ⁻¹ (1) un	it mark		2
							[11]

ET2

	Questic	on	Answers/Explanatory Notes	Marks Available
1.	(a)	(i) (ii)	$15 k\Omega (1)$ $45 k\Omega (1) \text{ ecf from (i)}$	2
	<i>(b)</i>	(i)	Voltage across resistors = 11.3 V (1) Voltage across 5.1 k Ω resistor = 6.4 V (1) V _{OUT} = 7.1 V (1)	3
		(ii)	12 V (1)	1
			Total question mark	[6]
2.	(a)	(i) (ii)	Debounces the signal from the switch Astable [accept clock/pulse generator/relaxation oscillator]	1 1
	<i>(b)</i>		Switching thresholds at 2 s and 4 s (1) x 2 Inverted o/p + saturating at 0 V and 5 V (1) (-1) for any additional switching	3
			Total question mark	[5]
3.	(a)	(i) (ii) (iii)	$V_{OC} = 12.75 \text{ V} (1)$ $I_{SC} = 0.125 \text{ A} (1)$ $R_{O} = 102 \Omega (1) \text{ ecf from (i) & (ii)}$	3
	(b)	(i) (ii)	Equivalent cct with correct values from part (a) (1) Voltage drop across 102Ω resistor = $2.75 V (1)$ Current through 102Ω resistor = $0.027 A (1)$	4
			Minimum value of load resistance = 371 Ω (1) Total question mark	[7]
4.	(a)	(i) (ii) (iii)	Graph 3 (1) Graph 1 (1) Graph 4 (1)	3
	(b)		Correct position and symbol for components (1) x 3 Total question mark	3 [6]

	Questi	on	Answers/Explanatory Notes	Marks Available
5.	(a)		LED off because logic level at o/p of second inverter = logic level at i/p of first inverter = 0	1
	(b)	(i) (ii) (iii)	9 V (1) Substitution/multipliers (1) time taken = 10.4 s (1) LED comes on immediately (1)	3 2
			LED stays on for 10.4 s (1)	
	(c)	(i) (ii) (iii)	$7~V~(1)$ $280~\Omega~(1)$ ecf from (i) $300~\Omega$ because $270~\Omega$ would give a current of more than $25~mA~(1)$	3
			Total question mark	[9]
6.	(a)		Substitution/multipliers (1) Mark = 46.2 ms (1) Space = 30.8 ms (1)	3
	(b)		Correct shape (1) Correct labels and M/S ratio (1)	2
	(c)		Period = $46.2 + 30.8 = 77 \text{ ms } (1) \text{ ecf from } (a)$	2
			Frequency = $\frac{1}{77ms}$ = 13 Hz (1) [or substitution into frequency formula/multipliers (1), correct answer (1)]	
			Total question mark	[7]
7.			Two resistors greater than $1 \text{ k}\Omega$ (1) Ratio resistors 1:2 e.g. $1 \text{ k}\Omega$ at top and $2 \text{ k}\Omega$ at bottom (1) Thermistor – correct symbol (1)	5
			Variable resistor (1) Motor connected between output and corresponding voltage rail to give correct switching action e.g. if thermistor is at the top of sensing sub system then	
			the motor will be connected to 0 V rail and vice versa (1) Total question mark	[5]

	Questi	on	Answers/Explanatory Notes	Marks Available
8.	(a)	(i)	Appropriate scales (1) Quality of curve (1) At least 7 accurate points (1)	3
		(ii) (iii)	V _{IN} = 1.75 V ecf from (i) Voltage across base resistor $1.75 - 0.7 = 1.05$ V (1)	1
		(111)	$I_{\rm B} = \frac{1.05}{1k\Omega} = 1.05 \text{ mA (1) ecf from previous step}$	2
	(b)		$I_{\rm c} = \frac{6}{100} = 60 \text{ mA (1)}$	2
			$h_{FE} = \frac{60}{1.05} = 57$ (1) ecf	
			Total question mark	[8]
9.	(a)		$ \frac{12 - 4.7 = 7.3 \text{ V (1)}}{\frac{7.3}{25}} = 0.292 \text{ A} = 292 \text{ mA (1)} $	2
	(b)		7.3 x 0.292 (1) ecf from (a) = 2.132 W (1)	2
	(c)		292 – 7 = 285 mA ecf from (a)	1
	(d)		Horizontal line at 4.7 V until I = 285 mA (1) Gradual downward slope thereafter (1)	2
			Total question mark	
				[7]
			TOTAL	60

ET4

	Questio	n	Marking details	Marks Available
1	(a)		D	1
	(b)		E	1
	(c)		A	1
	(d)		B & C	1
			A	[4]
2	(a)	(i)	Amplitude 185 200 Frequency Line spectrum (1) Correct carrier frequency (1) Correct side band frequencies (1) Amplitude 185 200 215 Frequency	3
			Continuous Band spectrum	1
		(ii)	30 kHz	1
				[5]

	Questio	n	Marking details	Marks Available
3.	(a)			
			Any reasonable frequency modulated signal (1) Accurate FM signal consistent with test signal (1)	2
	(b)	(i)	$\beta = \frac{\Delta f_c}{f_i}$ $\Delta f_c = \beta \times f_i$	
			$\Delta f_c = \beta \times f_i$	
			$= 3 \times 15 \text{ kHz}$ $= 45 \text{ kHz}$	1
		(ii)	Bandwidth = $2(1+\beta)f_i$ = $2(1+3)\times15$ kHz = 120 kHz	
			or Bandwidth = $2(\Delta f_c + f_i)$	
			= 2(45 kHz + 15 kHz) = 120 kHz	1
				[4]
4.	(a)	(i)	$\frac{9 - V_{IN}}{57} = \frac{9 - 2}{47}$ $9 - V_{IN} = \frac{7 \times 57}{47}$ $9 - V_{IN} = 8.49$ $V_{IN} = 9 - 8.49 = 0.51 \text{V}$ $\frac{-9 - V_{IN}}{57} = \frac{-9 - 2}{47}$ $-9 - V_{IN} = \frac{-11 \times 57}{47}$ $-9 - V_{IN} = -13.34$ $V_{IN} = -9 + 13.34 = 4.34 \text{V}$ $v_{IN} = -9 + 13.34 = 4.34 \text{V}$	2
			correct formula / substitution (1) correct answer (1)	2
	(b)		Noise, Distortion or Attenuation.	1
				[5]

	Questio	n	Marking details	Marks Available
5.	(a)		Antenna Tuncd'RF Amplifier Mixer IF Filter Amplifier Detector / Demodulator Amplifier Loudspeaker 4 correct boxes - 3 marks 3 correct boxes - 2 marks 1 or 2 correct boxes - 1 mark	3
	(b)	(i)	$f_0 = \frac{1}{2\pi\sqrt{LC}}$ $= \frac{1}{2\pi\sqrt{0.05 \times 10^{-3} \times 2 \times 10^{-9}}} = 503292 \text{ Hz} \approx 500 \text{ kHz}$	
			Multipliers (1) Answer (1)	2
		(ii)	$R_D = \frac{L}{r_L C}$ $R_D = \frac{0.05 \times 10^{-3}}{2.6 \times 2 \times 10^{-9}} = 9615.38 \ \Omega \cong 9.6 \ \text{k}\Omega$	
			correct substitution in correct formula (1) answer (1)	2
		(iii)	$V_{OUT} = \frac{12 \times 9615}{470 + 9615} = 11.44 \text{ V}$ Substitution in formula (1) Answer (1)	2
		(iv)	$Q = \frac{2\pi f_0 L}{r_L}$ $Q = \frac{2\pi \times 506000 \times 0.05 \times 10^{-3}}{2.6} = 61.14 \approx 61$ Substitution in formula (1)	
			2.6 Substitution in formula (1) Answer (1)	2

Question			Marking details	Marks Available
5.	(b)	(v)	bandwidth = $\frac{f_0}{Q} = \frac{506000}{61.14} = 8276 \text{ Hz} \approx 8.3 \text{ kHz}$	
			answer only	1
		(vi)	A	
			11.44 V	
			-	
			8.3 V	
			-	
			-	
			_ / \	
			Frequency (kHz)	
			499 503 507	
			• Shape	
			 Peak output voltage 11.44 V Use of bandwidth ~8.3 kHz at 0.707 V_{Pk} 	
			Correct resonant frequency	
			All 4 correct – 3 marks	
			2 or 3 correct – 2 marks 1 correct – 1 mark	3
				[1 .5]
				[15]

Question			Marking details	Marks Available
6.	(a)	(i)	The parity bit is a simple form of error checking. (Any reference to error correction = 0 marks)	1
		(ii)	Parity bit = 1	1
	(b)	(i)	Logic 1 Logic 0 Logic 0 time	
	(c)	(ii)	All 3 labels correct (1) 1 label correct (1) Y The parity check still passes for this signal. The receiving equipment would not recognise that an error had occurred.	2 1 1
				[6]


(Questio	n	Marking details	Marks Available
7.	(a)		Voltage 3.2- 3.4 V Block X Output 2 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1-	
			All three levels correct – 2 marks Any one level correct – 1 mark	2
	(b)	(i)	The sampling frequency must be twice / double the highest frequency present in the input signal. [according to Nyquist sampling theorem]	1
		(ii)	The minimum frequency that can be used for Clock A is 36 kHz.	1
	(c)		Clock B must operate at a higher frequency than Clock A because the 16 bit output from the ADC must be output before the next sample is taken.	1
	(d)		resolution = $\frac{12}{2^{16}} = \frac{12}{65536} = 183.10 \text{ µV}$ correct use of 2^{16} (1) answer (1)	2
	(e)		Common clock (1) Q - D x 3 (1)	
			Data In marked (1) Data Out Marked (1)	4
				[11]

ET5

1. Synchronous counters can count at high pulse frequency 1 (a) (b) (i) Unused states - do not form part of the desired sequence (1) 2 Stuck states -prevent the system from ever reaching the desired sequence. (1) 1 (ii) On power up. (c) 100 2 Main sequence (1) Unused states connected correctly (1) **Total for O1** 6 2. (a) One mark for each correct data input 3 One mark for using Q bar instead of NOT gates One mark for correct clock inputs (b) Current outputs Next Outputs Step C В D_{B} D_A 0 0 0 0 1 1 0 1 0 1 2 0 0 1 0 3 1 0 1 1 4 1 1 0 0 5 0 0 1 0 1 6 0 1 1 0 1 All eight states correct, with correct subsequent state 4 Seven states correct, with correct subsequent state -3 marks Six states correct, with correct subsequent state -2 marks Five states correct, with correct subsequent state -1 mark Total for Q2 9 3. Three least significant bits are inputs. The rest are outputs. (a) 1 The processor reads the contents of the interrupt vector address (b) 1 (c) (i) These lines protect and recover the contents of the Working register when an interrupt occurs. 1 (ii) LEDs attached to bits 7, 6, 3 and 2 light (1) 3 for three seconds and then go out for three seconds. (1) The processor checks to see if the reset switch has been closed. (1) (iii) If so, it recovers the working register and goes back to the main program. (1) 2 Otherwise it goes back to the point labelled 'loop' and the sequence repeats.(1) Total for Q3 8

4. (a)
$$V_1 = -1 V$$

(b)
$$V_1 = -7 \text{ V}$$



Step height equal to value given in (a)(1)

- Second amplifier is: (*d*)
 - Inverting correct circuit diagram; (1)

3

unity gain – correct resistor ratio and values > 1 k Ω . (1)

6

5. Power supply output voltage should remain constant (1) *(a)*


Line regulation – when input voltage changes (1)

Load regulation – when output current changes, or equivalents (1)

(b)
$$V_{OUT} = 8.5 \text{ V}$$







 V_Z to non-inverting input (1)

4

Voltage divider across output (1)

Centre of voltage divider to inverting input (1)

Output voltage variable (1)



8

4

6. (a) Binary can produce false readings on transition from one segment to another (b)



1 3

 $B = Y \oplus Z \text{ (or } Y . \overline{Z} + \overline{Y} . Z)$ (2)

Total for Q6


1

7. (a) $V_{OUT} = 0 V$

(b) Voltage at X = 7.0 V or voltage at Y = 7.5 V, or equivalent (1) 2

 $V_{OUT} = 0.5 \text{ V} (1)$





Feedback resistor and input resistor to inverting input (1)

2

Resistor from non-inverting input to 0 V and input resistor (1)

Feedback resistor = $40 \times \text{input resistor}$ (1) (*d*)


3

All resistors $> 1 \text{ k}\Omega$ (1)

Identical resistors in inverting input and non-inverting input connections (1)

Total for Q7

8





WJEC 245 Western Avenue Cardiff CF5 2YX Tel No 029 2026 5000 Fax 029 2057 5994

E-mail: exams@wjec.co.uk website: www.wjec.co.uk