## GCE AS/A level

1141/01

ELECTRONICS - ET1
P.M. TUESDAY, 17 May 2016

1 hour 15 minutes plus your additional time allowance

## Surname

Other Names $\qquad$

Centre Number

Candidate Number 2

For Examiner's use only

| Question | Maximum <br> Mark | Mark <br> Awarded |
| :---: | :---: | :---: |
| 1. | 4 |  |
| 2. | 10 |  |
| 3. | 4 |  |
| 4. | 6 |  |
| 5. | 6 |  |
| 6. | 5 |  |
| 7. | 6 |  |
| 8. | 8 |  |
| 9. | 11 |  |
| Total | 60 |  |

## ADDITIONAL MATERIALS

In addition to this examination paper you will need a calculator.

## INSTRUCTIONS TO CANDIDATES

Use black ink, black ball-point pen or your usual method.

Write your name, centre number and candidate number in the spaces provided on the front cover.

Answer ALL questions in the spaces provided in this booklet.

## INFORMATION FOR CANDIDATES

The total number of marks available for this paper is 60.
The number of marks is given in brackets at the end of each question or part-question.

You are reminded of the necessity for good English and orderly presentation in your answers.

You are reminded to show all working. Credit is given for correct working even when the final answer given is incorrect.

Answer ALL questions.

1(a) Which type of 2-input logic gate outputs a logic 1:
(i) when either input is at logic 1?
[1]
(ii) when either input is at logic 0 ?
[1]

1(b) The truth table for a logic gate is shown below.

| $B$ | $A$ | $Q$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(i) What logic gate produces this truth table?
(ii) Draw the circuit symbol for this logic gate.
2. A system of logic gates is shown opposite.
(a) Give the Boolean expression for each of the outputs $X, Y$ and $Q$ in terms of the inputs A, B and C. [3]
$X=$
$Y=$
$Q=$ $\qquad$

2(b) Complete the truth table for this system. [3]

| $\mathbf{C}$ | $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |  |  |
| 0 | 0 | 1 |  |  |  |
| 0 | 1 | 0 |  |  |  |
| 0 | 1 | 1 |  |  |  |
| 1 | 0 | 0 |  |  |  |
| 1 | 0 | 1 |  |  |  |
| 1 | 1 | 0 |  |  |  |
| 1 | 1 | 1 |  |  |  |



## 7

2(c) (i) Redraw this logic system using NAND gates only. [3]

2(c) (ii) Deduce the MINIMUM number of NAND gates needed to construct the equivalent circuit AND explain how this number was achieved. [1]
3. The truth table for a logic system is given opposite.
(a) Transfer this information to a Karnaugh map and obtain the simplest Boolean expression for the output Q. [3]


| C | B | A | Q |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

3(b) Show how the output $Q$ could be generated using a multiplexer. [1]


4(a) Simplify the following expressions.
(i)
$\overline{\mathrm{D}}+1 \quad$ [1]
(ii) $\bar{B} \cdot \bar{A}+B \quad[1]$
(iii) $\overline{\mathrm{D}}(\mathrm{C}+\mathrm{D}) \quad[1]$

4(b) Apply DeMorgan's theorem to the following expression AND simplify the result. [3]

$$
Q=(\overline{\overline{\bar{A}+B})+A}
$$



5(a) Complete the diagram opposite to show how two NAND gates can be connected to make a bistable latch and how the two switches $A$ and $B$ can be used to set and reset the system. [2]
(b) Complete the table with the correct logic levels. Output $Q$ is initially low. [2]

| Switch position |  | Logic levels |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{S}}$ | $\overline{\mathbf{R}}$ | $\mathbf{Q}$ |
| OPEN | OPEN |  |  |  |
| CLOSED | OPEN |  |  |  |
| OPEN | OPEN |  |  |  |
| OPEN | CLOSED |  |  |  |
| OPEN | OPEN |  |  |  |

5(c) The input logic states of the bistable is shown opposite. Draw the output signal $Q$ on the axes provided. [1]
(d) Why is it desirable that $\bar{S}$ and $\bar{R}$ are prevented from being logic 0 at the same time? [1]
6. Consider the following arrangement of logic gates


Each gate has a propagation delay of 5 ns .
(a) Complete the diagram opposite to show how the signal at $B$ and the output $Q$ change when the pulse shown is applied to input $A$. INITIALLY, OUTPUT Q IS AT LOGIC 0 and input $A$ has been high for a long time. [4]
(b) Give an application for this arrangement of logic gates. [1]
7. The diagram opposite shows a RISING-EDGE triggered D-type flip-flop. R is ACTIVE HIGH.
(a) Add the necessary components to the diagram such that the D-type can be RESET with the momentary press of a switch. [2]
(b) Complete the following sentence.

When the D-type is RESET the output $\overline{\mathbf{Q}}$ will be
at logic $\qquad$ and the LED
will be $\qquad$ . [1]

ov-

## 17

7(c) The signals shown in the timing diagrams opposite are applied to the circuit.
Complete the timing diagram for the outputs $\mathbf{Q}$ and $\overline{\mathbf{Q}}$. [3]
8. The following diagram shows an op-amp set up as a voltage amplifier. The op-amp is powered from a $\pm 16 \mathrm{~V}$ supply. It saturates at $\pm 15 \mathrm{~V}$.

(a) (i) Calculate the value for resistor $R_{F}$ such that the voltage gain of the amplifier is 9 . [1]
(ii) Determine the input voltage at which the amplifier just saturates. [1]

8(b) A student varies the values of the input voltage $\mathrm{V}_{\mathrm{IN}}$ from -3 V to +3 V .

| $\mathrm{V}_{\text {IN }} / \mathrm{V}$ | $\mathrm{V}_{\text {OUT }} / \mathrm{V}$ |
| :---: | :--- |
| -3 |  |
| -2 |  |
| -1 |  |
| +1 |  |
| +2 |  |
| +3 |  |

(i)

Use the information in part (a) to complete the $\mathrm{V}_{\text {OUT }}$ column of the table. [1]

8(b) (ii) Draw the graph on the grid opposite of $\mathrm{V}_{\text {OUT }}$ ( y -axis) against $\mathrm{V}_{\text {IN }}$ (x-axis). [3]
(c) The student replaced the $5 \mathrm{k} \Omega$ resistor by a $4 \mathrm{k} \Omega$ resistor.
What effect does this have on:
(i) the input voltage at which the amplifier just saturates? [1]
(ii) the gain-bandwidth product of the amplifier? [1]

9. An extract from the data sheet of an op-amp is shown in the following table.

| PARAMETER | VALUE |
| :--- | :---: |
| Input impedance | $10 \mathrm{M} \Omega$ |
| Output impedance | $100 \Omega$ |
| Open loop gain | $10^{5}$ |
| Gain bandwidth product | 3 MHz |
| Slew rate | $5 \mathrm{~V} \mathrm{\mu s}$ |

The circuit diagram opposite shows an op-amp set up as a voltage amplifier. The switch allows the user to change the gain of the amplifier.
(a) The op-amp is powered from a $\pm 15 \mathrm{~V}$ supply and saturation occurs at $\pm 14 \mathrm{~V}$.
An input voltage of 0.9 V is applied to $\mathrm{V}_{\mathrm{IN}}$.
The switch is initially connected to position $S$.
(i) Determine the input impedance of the amplifier.
[1]


## 22

9(a) (ii) Calculate the voltage gain of the amplifier.
[1]
(iii) Calculate the output voltage when $\mathrm{V}_{\mathrm{IN}}=0.9 \mathrm{~V}$. [2]
(iv) Calculate the bandwidth of the amplifier. [2]

## 23

9(b) The switch is moved to position T. This doubles the gain of the amplifier.
Calculate:
(i) the value of resistor R; [1]
(ii) the output voltage for $\mathrm{V}_{\mathrm{IN}}=0.9 \mathrm{~V}$.
(c) State what change, IF ANY, has occurred to the bandwidth after the switch is moved from position S to T. [1]

## 24

9(d) In response to a large step input, the output of the op-amp changes from -14 V to +14 V . Calculate the time taken for this change in output voltage to occur. [2]












