



Electronics

Advanced Subsidiary GCE

Unit F612: Signal Processors

Mark Scheme for June 2011

OCR (Oxford Cambridge and RSA) is a leading UK awarding body, providing a wide range of qualifications to meet the needs of pupils of all ages and abilities. OCR qualifications include AS/A Levels, Diplomas, GCSEs, OCR Nationals, Functional Skills, Key Skills, Entry Level qualifications, NVQs and vocational qualifications in areas such as IT, business, languages, teaching/training, administration and secretarial skills.

It is also responsible for developing new specifications to meet national requirements and the needs of students and teachers. OCR is a not-for-profit organisation; any surplus made is invested back into the establishment to help towards the development of qualifications and support which keep pace with the changing needs of today's society.

This mark scheme is published as an aid to teachers and students, to indicate the requirements of the examination. It shows the basis on which marks were awarded by Examiners. It does not indicate the details of the discussions which took place at an Examiners' meeting before marking commenced.

All Examiners are instructed that alternative correct answers and unexpected approaches in candidates' scripts must be given marks that fairly reflect the relevant knowledge and skills demonstrated.

Mark schemes should be read in conjunction with the published question papers and the Report on the Examination.

OCR will not enter into any discussion or correspondence in connection with this mark scheme.

© OCR 2011

Any enquiries about publications should be addressed to:

OCR Publications PO Box 5050 Annesley NOTTINGHAM NG15 0DL

Telephone:0870 770 6622Facsimile:01223 552610E-mail:publications@ocr.org.uk

Qu	Question		Grade	Expected Answer	Mark	Additional Guidance
1	(a)	(i)	E	input • 25 kΩ		any unambiguous indication of correct terminal
				OV	[1]	
		(ii)	E		[1]	correct pattern for [1]
	(b)	(i)	Е	-25/10 = -2.5		2.5 for [1]
			E		[2]	3.5 for [1]
		(ii)	B B	+5 V 0 V -12.5 V	[2]	ecf: if $G = +2.5$, then 12.5 V if $G = +3.5$, then 13 V no other values ecf
		(iii)	C D E	output / V +15 +10 +10 +5 +10 +5 +10 +5 +10 +15 input / V 15 -10 -5 +5 +10 +15 -10 -5 +5 +10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +15 -10 +10 -10 +10 -10 +10 -10 +10 -10 +10 -10 +10 -10 +10 -10 +10 +10 +10 +10 +10 +10 +10 +	[3]	saturation at +13 V and -13 V for [1] straight line through origin (by eye) between output +13 V and -13 V for [1] correct gradient (+12.5±0.5 V at -5 V) for [1] ecf from b i : accept +12.5 V for +5V accept saturates at +3.7 V otherwise no ecf
	(c)	(i)	A B	13/2.5 = 5.2 V	[2]	15 / 2.5 = 6.0 V for [1] allow ecf from bi: $G = 3.5$ gives 3.7 V for [2] and 4.3 V for [1] ignore sign of answer
		(ii)	A D E	 any of the following for [1] each signal generator / a.c. signal at input; oscilloscope to look at input and output; <u>increase</u> input signal until flattening of peaks and troughs of ac signal at output / trace changes shape / signal is clipped / saturation occurs 	[3]	not potentiometer to make d.c. signal not voltmeter / multimeter not just distortion, must describe change of shape

Question	Grade	Expected	Answer	Mark	Additional Guidance
2 (a)	D	0100 0000			each correct row for [1]
	E		08		don't accept missing leading 0s, penalise once
	E	0000 0000	00	[3]	
(b) (i) A	S0 is 00 or 08 during the day	y;	[1]	must mention both states for day
	E	S0 is 40 or 48 during night;		[1]	accept S0 at least 40 at night
(i	ii) A	S6 loaded with 0000 0010;		[1]	
	В	R high/on, G and F low/off;		[1]	no ecf from incorrect binary in S6
	С	so red LED on, green LED o	off, fan off	[1]	
(C)	A B C D	S0 = 48 yes	let S6 = 92 let output = S6 pause 60 000 let S6 = 02 let output = S6 (et output = S6)	[4]	from yes: load any register with 92 and output [1] time delay of 60 000 ms [1] accept EA60 for 60 000 before returning output port to 02 (using any register) and pass to a [1] from no: make output port to 02 (using any register) and pass to a [1] penalise mistake in common code only once penalise incorrect syntax or box shape or lack of arrows only once ignore \$ in front of hexadecimal words

Qu	estio	n	Grade	Expected Answer	Mark	Additional Guidance
3	(a)		C D E		[3]	Q and Q have opposite states [1] Q high when S goes high, Q low when R high [1] state of Q unchanged when R and S go low [1] judge alignment of edges by eye, but only penalise once
	(b)		A D E	hold D high; feed one voltage pulse / rising edge into clock; D copied to Q;	[1] [1] [1]	accept connect to \overline{Q} not just hold clock high / several pulses for D= \overline{Q}
	(c)	(i)	A A A	 any three of the following for [1] each holds / stores information e.g. data / numbers / variables / instructions as bits / words / bytes / binary so that it can processed 	[1] [1] [1]	accept one-word memory accept named process e.g. add, subtract, accept from input port, pass to output port, copy to or from another register
		(ii)	D E E	inputs inputs clock outputs	[3]	clock terminals labelled and in parallel [1] labelled D terminals as inputs/In[1] labelled Q terminals as outputs/Qn [1]
		(iii)	A A	allows a word from register / microcontroller to output; allows a word from input to be copied to register / microcontroller;	[1] [1]	accept allows information / words / bytes / data / signals in and out for [1] not just input and output ports

Que	Question		Grade	Expected Answer	Mark	Additional Guidance
4	(a)		D E	$f = \frac{1}{2\pi RC}, R = 47 \times 10^3 \Omega, C = 3.3 \times 10^{-9} \text{ F}$ 1.03×10 ³ (Hz)	[1] [1]	substitution into correct equation for [1] evaluation for [1] (ecf on incorrect powers of 10) accept 1.0×10^3 Hz not 1 kHz accept $f = \frac{1}{2}$
	(h)	(;)		troble out	F41	$2\pi \times 4/K \times 3.3n$
	(0)	(ii)	A B A B	larger than the same as smaller than smaller than	[1] [1] [1] [1] [1]	no ecf at all
	(c)		E C A	gain 1000 100 10 10 10 10 10 10 10 1	[3]	horizontal below 1 kHz [1] with a gain of 1 [1] dropping at 45 degrees above 1 kHz [1] must cover all frequencies (penalise only once). ecf for bass cut: horizontal above 1 kHz [1] with a gain of 1 [1] rising at 45 degrees below 1 kHz [1] ecf for bandpass: rising at 45 degrees at or below 1 kHz [1] dropping at 45 degrees at or above 1 kHz [1] maximum gain of 1 [1] accept correct plot regardless of bi for [3]
	(d)	(i)	E A	tone control; provides correct frequency balance of output signal / compensates for frequency balance of input signal / removes high frequency noise in signal	[1] [1]	not just reduces high frequency signals or a general description of a tone control look for sensible justification for use for treble cut filter
		(ii)	B C	power amp can provide lots of <u>current;</u> loudspeakers need large power / require high current / are low resistance	[1] [1]	not more power / voltage not just loudspeakers

F612

Que	Question		Grade	Expected Answer	Mark	Additional Guidance
5	(a)		С	when Q is low AND gate forces P low (as $0.X = 0$)	[1]	AND gate blocks pulses when Q = 0 for [1]
			В	pulse at S copies 1 at D to Q	[1]	flip-flop copies 1 at D to Q when pulse at S for [1]
			A	so P = 1.X = X	[1]	AND gate transmits pulses when Q = 1 for [1]
	(b)		В	any of the following for [1] each		
			С	 pulses counted by binary counter 		
			D	starting from 0000		
			E	 counter reset when Q = 0 		
				 D / R goes high on eighth pulse 		
				resetting flip-flop		
				• forcing P to stay low again/stopping pulses getting		
				through AND gate	[4]	
	(c)		E			A changes on each falling edge of P
			E	╎──┤┛┡┛┡┛┡┛┡┙┡┙┡┙┡┙┡┙┝┙┝		ect A. B changes on each falling edge of A
			E			$cof \Lambda$ B: E only high each time Λ and B both high
						eci A, B, E only high each time A and B both high
				в		
						must go all way across first ten squares, penalise
						only once.
					[3]	
	(d)	(i)	Α	D is opposito stato to O:	г <u>и</u> т	
	()	(-)	A			not just Q and Q have opposite states
			А	pulse / rising edge at UK copies D to Q;	[1]	
				so need two pulses at CK for one pulse at Q / first pulse	[1]	ignore timing diagrams
				sets Q to 1 and second pulse resets it to 0 / Q changes		
				state for each pulse at CK;		
		(ii)	E			outputs identified [1]
			E			correctly labelled [1]
1			E			$\overline{\mathbf{O}}$ to payt clearly [1]
			C			
					[4]	input P to clock via NOT gate [1]

F612

Que	Question		Grade	Expected Answer	Mark	Additional Guidance
6	(a)		E	ratio $R_{\rm fb}$: $R_{\rm in}$ = 4:1	[1]	
			E	justified by use of $G = 1 + R_f/R_d$	[1]	look for substitution and evaluation
			D	resistors in range 1 k Ω to 10 M Ω	[1]	
	(b)	(i)	E	5 κΩ	[1]	
		(ii)	E	voltage at X = 0.5 V	[1]	
			С	justified by voltage divider calculation	[1]	accept resistor ratios argument
E				voltage at Z = 0.5×5 (= 2.5 V)	[1]	accept correct sum without explanations for [3]
						e.g. $1.5 \times \frac{5k}{15k} \times 5 = 2.5V$
		(iii)	E	anything greater or equal to 100 k Ω ;	[1]	
			D	make input impedance much larger than output	[1]	accept correct calculation to justify value
				impedance/less loss of signal in voltage divider/less lost		
				volts in sensor/less current from sensor		

F612

Question		Grade	Expected Answer						,			Mark	Additional Guidance			
7	(a)		E		X				Ŷ				Z			all four input states in any order [1]
			E		0				0				1			correct Z column [1]
					0				1				0			
					1				0				0			
					1				1				0		[2]	
	(b)		E	hold	ling X hi	gh ma	ikes Z	Zlow							[1]	
	• •		Е	by r	by reference to the table or gate properties or boolean							orb	poole	an	i1i	look for valid justification
				alge	ebra;				0							,
	(c)		E	1	,											Y and Z have opposite states throughout [1]
	(-)		D	W												Y low when W is high 7 low when X high [1]
			Ċ			-		┝╴┖━━					┼┺			7 and Y unchanged when X or W go low [1]
			Ŭ													
						_										
				X												
				-	⊢⊢⊢┗											
												Г				
				Z												
					<u> </u>		-									
						·	1						+			
				Y												
					time		<u> </u>								ł	
					unic										[3]	
															ုပ္ခ	

Quality of Written Communication

- 3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.
- 2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.
- 1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.
- 0 The language has no rewardable features.

OCR (Oxford Cambridge and RSA Examinations) 1 Hills Road Cambridge CB1 2EU

OCR Customer Contact Centre

14 – 19 Qualifications (General)

Telephone: 01223 553998 Facsimile: 01223 552627 Email: general.qualifications@ocr.org.uk

www.ocr.org.uk

For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored

Oxford Cambridge and RSA Examinations is a Company Limited by Guarantee Registered in England Registered Office; 1 Hills Road, Cambridge, CB1 2EU Registered Company Number: 3484466 OCR is an exempt Charity

OCR (Oxford Cambridge and RSA Examinations) Head office Telephone: 01223 552552 Facsimile: 01223 552553

