



Electronics

Advanced GCE A2 H465

Advanced Subsidiary GCE AS H065

Mark Schemes for the Units

June 2009

HX65/MS/R/09

OCR (Oxford Cambridge and RSA) is a leading UK awarding body, providing a wide range of qualifications to meet the needs of pupils of all ages and abilities. OCR qualifications include AS/A Levels, GCSEs, OCR Nationals, Key Skills, Entry Level qualifications, NVQs and vocational qualifications in areas such as IT, business, languages, teaching/training, administration and secretarial skills.

It is also responsible for developing new syllabuses to meet national requirements and the needs of students and teachers. OCR is a not-for-profit organisation; any surplus made is invested back into the establishment to help towards the development of qualifications and support which keep pace with the changing needs of today's society.

This mark scheme is published as an aid to teachers and students, to indicate the requirements of the examination. It shows the basis on which marks were awarded by Examiners. It does not indicate the details of the discussions which took place at an Examiners' meeting before marking commenced.

All Examiners are instructed that alternative correct answers and unexpected approaches in candidates' scripts must be given marks that fairly reflect the relevant knowledge and skills demonstrated.

Mark schemes should be read in conjunction with the published question papers and the Report on the Examination.

OCR will not enter into any discussion or correspondence in connection with this mark scheme.

© OCR 2009

Any enquiries about publications should be addressed to:

OCR Publications PO Box 5050 Annesley NOTTINGHAM NG15 0DL

Telephone:0870 770 6622Facsimile:01223 552610E-mail:publications@ocr.org.uk

CONTENTS

Advanced GCE Electronics (H465)

Advanced Subsidiary GCE Electronics (H065)

MARK SCHEMES FOR THE UNITS

Unit/Content	Page
F611 Simple Systems	1
F612 Signal Processors	11
Grade Thresholds	20

F611 Simple Systems

Question		Grade	Expected Answer					Mark	Additional Guidance		
1	(a)		E E E	C = NOT B D = A AND B ecf: Q = C NOR D							C column correct for [1] D column correct for [1] Q column correct for [1]
					В	А	С	D	Q		If Q is incorrect, award [1] if Q is 1 only when both C and D are 0
					0	0	1	0	0		
					0	1	1	0	0		
					1	0	0	0	1		
					1	1	0	1	0	[3]	
1	(b)		D	ecf incorrect Q: $Q = \overline{B.A}$ $Q = \overline{\overline{B} + A.B}$				$= B.\overline{A}$ $= \overline{B} + A$	<i>B</i>	[1]	expression which correctly matches table for [1]

Question	Grade	Expected Answer	Mark	Additional Guidance
1 (c)	D C	ecf incorrect Q: correct truth table [2] one error or omission [1] eg B A A A		correct circuit, with or without X and Y, for [2] one mistake (missing A, B; incorrect symbol; missing gate) for [1] circuit which matches incorrect truth table or expression for Q for [0]
		OR		
		OR B of from 1(b)	[2]	

Question		Grade	Expec	ted Ar	nswer				Mark	Additional Guidance	
1	(d)		D	EITHE	R						For Boolean algebra:
			E	correct use of Boolean algebra to link BA to Q							correct expressions at outputs of each
				X = A	, Y = E	3.X,Q	≀ = Υ				gate for [1]
				so Q =	В.Χ,	Q = B.	.A				
				OR							correct combination of expressions to
				truth ta		th colu	imns fo	or all to	bur input states and columns for		give Q [1]
				ea	s ur all	gales	in the	Circuit			
				- C9							For truth table:
				В	A	X	Υ	Q			columns for inputs and outputs of each
					l n	1	1	l n			all columns correct for [1]
						'					
					1	U	1	0			A truth table with any order of the four
				1	0	1	0	1			combinations of BA can earn [2]
				1	1	ń	1	n			
								_ <u> </u>		[2]	
2	(a)	(i)	E	- 1851							any clear indication of thermistor for [1]
				+15 V	Ω.	-					
					Ŷ	S .	IDKG				
					-'I	·>-'	<u> </u>	- tî - l	» <u> </u>		
					47 kG 47 kG						
				0 V							
•	(-)	(::)		registe		nonda	on to	moore	turo (utto)	[4]	the registered increases with increasing
2	(a)	(11)	C.	decrea	nce de ses wi	pends th incr	s on te reasing	mpera 1 temp	luie (wile) erature	[1] [1]	the resistance increases with increasing temperature for [1]
			U		000 101		Casing	y tomp			

Que	stion		Grade	Expected Answer	Mark	Additional Guidance
2	(b)	(i)	E	Correct symbol Correct connections to +15V, 0V and X	[1] [1]	correct circuit symbol for [1] correct connections for [1] accept missing blobs
2	(b)	(ii)	D C B	Z starts at -13 V and ends at +13 V changing rapidly when X reaches same voltage as Y as non-inverting input rises above inverting input	[1] [1] [1]	May be implied from answer
2	(b)	(iii)	E		[1]	correct circuit symbol and connections for [1] accept missing blobs
2	(c)	(i)	D B	reverse biased very small current/very large resistance	[1] [1]	accept negative biased accept no current/ does not conduct
2	(c)	(ii)	E E C	$R = R_1 + R_2 = 14.7 \text{ k}\Omega$ ecf incorrect RI= V/R = 13/14.7×10 ³ = 8.84×10 ⁻⁴ A ecf incorrect I: V = IR = 8.84×10 ⁻⁴ A × 4.7×10 ³ = 4.15 V	[1] [1] [1]	correct answer for [3] (accept 4.2 V) $I = 1.3 \times 10^{-3}$ A or 2.8×10^{-3} A for [1] V = 6.1 V for [2]
2	(c)	(iii)	C B A	-0.7 V diode forward biased current rises rapidly with increasing voltage (owtte)	[1] [1] [1]	diode conducts at 0.7V when forward biased

Que	Question		Grade	Expected Answer	Mark	Additional Guidance
2	(c)	(iv)	B A	logic 1 is above 3 V, logic 0 is anything below 2 V signals at A well away from the region of uncertainty	[1] [1]	Values close to 0V and 5V for [1]
3	(a)	(i)	C D E	T = 0.5RC $R = 10 \text{ k}\Omega \text{ or more}$ $T = 200 \times 10^{-6} \text{ s (units conversion)}$ ecf incorrect units conversion: $RC = 4.0 \times 10^{-4} \text{ s}$	[0] [1] [1] [1]	$R = 10 \text{ k}\Omega \text{ or more for [1]}$ value of $R \times C = 4.0 \times 10^{-4} \text{ s for [2]}$ value of $R \times C = 4.0 \times 10^{-n}$ where $n \neq 4$ for [1] value of $R \times C = 2.0 \times 10^{-4} \text{ s for [1]}$ $R = 10 \text{ k}\Omega \text{ C} = 40 \text{ nF [3]}$
3	(a)	(ii)	E D	$f = 1/T = 1/200 \times 10^{-6} = 5.0 \times 10^{3}$ Hz units conversion: 5 kHz	[1] [1]	5 kHz for [2] 0.05 kHz or 5000 kHz for [1]
3	(b)	(i)	E E D	correct shape (alternating high and low) one cycle in four divisions correct vertical displacements eg	[1] [1] [1]	alternates between just two levels for [1] spends two squares at each level for [1] levels at centre and half a square from top for [1]

Contraction Contract Answer Mark Addition 3 (b) (ii) C correct shape (accept straight lines) [1] rises gradually when on gradually when	/hen output high, falls output low for [2] nen output high, rises output low for [1] square and 1.5 squares [1]
3 (b) (ii) Correct shape (accept straight lines) [1] Itses gradually when of gradually	butput low for [2] hen output high, rises butput low for [1] square and 1.5 squares [1]
B correct maximum and minimum voltages [1] falls gradually when ou gradually when ou	hen output high, rises output low for [1] square and 1.5 squares [1]
gradually when our goes between 1 s	square and 1.5 squares [1]
graddally when of	square and 1.5 squares [1]
	[1]
above centre for l	[']
3 (b) (iii) E one connection to input with recognisable symbol or label "CRO" or [1] accept missing bl	lobs
"oscilloscope"	
A another connection to 0 V [1]	
R	
E ∞ K ♥ □ ♥ ∞Q	
3 (c) (i) B NOT gate output can't sink enough current [1] accept MOSFET	increases current for
the loudspeaker	· · · ·
	s for power but not
Voltage	
3 (c) (ii) C accept g, d and s	3
3 (c) (iii) B drain-source resistance very large when gate below threshold [1] Need to mention	threshold (or wtte) for
A voltage.	
falling to a very low value as gate goes above threshold voltage:	

Que	Question		Grade	Expected Answer	Mark	Additional Guidance
3	(d)		D C A	I = V/R = 5/16 = 0.31 A ecf incorrect <i>I</i> : $P = VI = 0.31 \times 5 = 1.56 \text{ W}$ average power is $1.56/2 = 0.78 \text{ W}$ (ecf)	[1] [1] [1]	0.78 W or 0.8 W for [3] 1.56 W or 1.6 W for [2] current = 0.3 A for [1] accept use of $P = V^2/R$
4	(a)	(i)	E E E	Switch X EOR (gate) Switch Y	[3]	switch Y in input box for [1] Exclusive -OR/EOR (gate) in processor box for [1] accept logic gate as processor LED/light emitting diode in output box for [1]
4	(a)	(ii)	В	flow of information through the system	[1]	accept information or signals
4	(b)	(i)	E E E	all combinations of switch settings closed switch gives a 1 (ecf)EOR truth table (ecf)LED only on when Q = 1 (ecf)switch X switch YBopenopenopen0open0closed010closed110offclosed11000 <tr< th=""><th>[1] [1] [1] [1]</br></th><th>correct in all respects for [5]</th></tr<>	[1] [1] [1] 	correct in all respects for [5]
4	(b)	(ii)	E D	LED on when one switch pressed and only for this condition (owtte)	[1] [1]	LED on when only one switch pressed for [2] ecf from bi: all conditions for on [1] all conditions for on [1]
4	(c)	(i)	C D	limits the current/power of the LED so that it does not overheat	[1] [1]	Reduces voltage across LED damaged <u>by too much power/current</u> Not blown
4	(c)	(ii)	E	$I = P/V = 5 \times 10^{-3/} 1.7 = 2.9 \times 10^{-3} \text{ A}$	[1]	2.9 mA for [1]

Question		Grade	Expected Answer	Mark	Additional Guidance		
4	(C)	(iii)	A	V = 5 - 1.7 = 3.3 V	[1]	1.1 kΩ or 1 kΩ for [2]	
			E	ecf incorrect <i>I</i> or <i>V</i> : $R = V/I = 3.3/2.9 \times 10^{-3} = 1.1 \times 10^{3} \Omega$	[1]	1.7 kΩ or 570 Ω for [1]	
4	(d)		A	to improve clarity of circuit diagram (owtte)	[1]		
5	(a)	(i)	E E E	[1] for each correct term $\overline{C}.\overline{B}.\overline{A} + \overline{C}.B.\overline{A} + C.B.\overline{A}$	[3]	terms can be in any order must be these 3 terms, not backwards from ii	
5	(a)	(ii)	A A A	insertion of brackets: $Q = (C + \overline{C}).B.\overline{A} + \overline{C}.\overline{B}.\overline{A}$ $C + \overline{C} = 1$ so $Q = B.\overline{A} + \overline{C}.\overline{B}.\overline{A}$ $Q = B.\overline{A} + \overline{C}.\overline{B}.\overline{A} + \overline{C}.\overline{A}$ eliminate term to obtain $Q = B.\overline{A} + \overline{C}.\overline{A}$	[1] [1] [1]	correct use of brackets and $C + \overline{C} = 1$ for [1] correct use of Race Hazard Theorem for [1] correct use of Redundancy Theorem for [1] Addition of any term (even incorrect) for [1] Use of any rule correctly [1] on each occasion	
5	(a)	(iii)	E E E	final OR gate correct intermediate AND gates correct initial NOT gates	[1] [1] [1]		

Que	stion		Grade	Expected Answer	Mark	Additional Guidance
5	(b)	(i)	A B	accept circuit that works with more than 2 gates for [1]	[2]	correct circuit for [2] one error or omission for [1] NAND symbol not correct (e.g NOR used) [1]
5	(b)	(ii)	A B	$P = \overline{\overline{B.C}}$ $P = \overline{\overline{B}} + \overline{C} = B + \overline{C}$	[1] [1]	Correct expression for 5b(i) [1]
5	(b)	(iii)	E B	often need fewer integrated circuits making more of one i.c. makes it cheaper (owtte)	[1] [1]	
6	(a)		E E	$C = 33 \times 10^{-6}$ F, $R = 470 \times 10^{3} \Omega$ (units conversion) ecf: $RC = 16$ s	[1] [1]	15.5 s or 16 s for [2] 1.6×10 ⁿ s where $n \neq 1$ for [1]
6	(b)		A B C	capacitor immediately discharged through switch gate input goes low, output goes high <u>mosfet</u> switches lamp on	[1] [1] [1]	
6	(c)		D A B E	capacitor charges up (through resistor) taking $0.7RC = 11$ s before input goes high and output goes low turning <u>mosfet</u> and lamp off	[1] [1] [1] [1]	

Mark Scheme

Quality of Written Communication

- 3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.
- 2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.
- 1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.
- **0** The language has no rewardable features.

F612 F612 Signal Processors

Que	stion	Syllabus Ref	Grade	Expected Answer	Mark	Rationale
1	(a)		E	A B Output 0 0 1 0 1 1 1 0 1 1 1 0 First three lines the same, last line different All correct	[1]	
1	(b)		E D C	Alarm turns on (owtte) Movement sensor produces a 0 at A When A is 0 then Q is 1 regardless of B (wtte) NO ecf from (a)	[1] [1] [1]	NOT goes off ACCEPT reference to NAND gate behaviour
1	(c)		D C B A	D = 1 Alarm continues to sound (owtte) Q = 1 and $D = 1$ so $B = 0B = 0$ (and $A = 1$) so $Q = 1NO ecf from (a)$	[1] [1] [1] [1]	may be in third marking point
2	(a)		E D	$G = \frac{V_{out}}{V_{in}} = \frac{1.2}{-0.2} = -6$ (even if sign missing) Minus sign	[1]	ACCEPT 6 for [1] ecf incorrect value

Que	Question		Syllabus Ref Grade		Expected Answer	Mark	Rationale
2	(b)			E E B B	resistor provides negative feedback other resistor to input and non-inverting terminal to 0 V Labels indicating input and output Both resistors between 100 Ω and 10 M Ω R _f :R _i = 6:1 V _{in}	[1] [1] [1] [1] [1]	ACCEPT arrangement for non- inverting amplifier if gain in (a) is positive. ACCEPT ecf for gain in (a)
2	(c)			C E E	Pull-up resistor in series with microphone Capacitor from microphone to amplifier input Correct symbols (even if circuit wrong)	[1] [1] [1]	ACCEPT microphone symbol without = IGNORE polarity of capacitor
3	(a)	(i)		B E D C	$\overline{\mathbb{Q}}$ to D on each flip-flop $\overline{\mathbb{Q}}$ to clock of next flip-flop clock input (ck) to clock of first flip-flop through NOT gate counter outputs from Q of flip-flops outputs labelled A, B and C from left to right	[1] [1] [1] [1] [1]	
3	(a)	(ii)		B E	Connections from B and C to AND gate whose output goes to R on all flip-flops	[1] [1]	ecf from (i) ACCEPT R of first-flip-flop at 0 V all the time and AND gate to other two

Que	Question Syllabus Ref Grade Expected Answer				Mark	Rationale						
3	(b)	(i)		E A	Column X correct Column Y correct		B 0 1 1 0 0 0	A 0 1 0 1 0 1	X 1 1 1 1 0 0	Y 1 0 1 1 1 0	[1] [1]	
3	(b)	(ii)		E E E C D A	cik A B C X Y A A correct all the way along B changes on first two falling edg C rises on first falling edge of B B and C reset on third falling edg X inverse of C Y high whenever A and B are the	ges of A					[1] [1] [1] [1] [1] [1]	ALLOW ecf on A ALLOW ecf on B ALLOW ecf on A ALLOW ecf on C

Que	stion	Syllabus Ref	Grade	Expected Answer	Mark	Rationale
4	(a)		E	Treble cut filter	[1]	ACCEPT any unambiguous
4	(b)		D	Correct R identified (470 k Ω)	[1]	
			С	$2 \times \pi \times 470 \times 10^{3} \times 150 \times 10^{-12}$	[1]	NOT just correct formula
			В	f=2260 Hz (ecf) ACCEPT 2200 Hz, 2300 Hz	[1]	ACCEPT 22.6 kHz for [2] if 47 k Ω used ACCEPT ecf on incorrect units
4	(c)		E	$G = \frac{-R_f}{R_i} = \frac{-470 \times 10^3}{47 \times 10^3} = (-)10$	[1]	IGNORE sign of gain
4	(d)		E E B A	$\int_{10}^{10} \int_{10}^{10} \int_{1$	[1] [1] [1] [1]	ACCEPT some rounding at break point

Mark Scheme

Que	stion		Syllabus Ref	Grade	Expected Answer	Mark	Rationale
5	(a)			E D	 Any two valid points from: Easier to design Cheaper Quicker to develop Fewer parts / smaller circuit / less to wire up Easier to make changes 		
5	(b)	(i)		E	0100 1000 (one mark for each correct nibble)	[2]	
5		(ii)		D	48	[1]	ACCEPT ecf from (b)
5	(c)			E C B B A A	Output 00001000 to turn on beeper (and turn off LEDs) Wait for 0.5s / 500 ms Turn off beeper (and LEDs) b for Z switch, c for Y switch, d for X switch	[1] [1] [1] [3] [1]	NOT just 08 Branch to b , c or d depending on state of switches for [1] Each branch corresponds to a different switch pressed for [2]

Question		Syllabus Ref	Grade	Expected Answer	Mark	Rationale
5	(d)		D E C A	all boxes correct shape, syntax and arrows from b to a outputs byte X8 (in two steps) where X is 8, 4 or 2 pauses for 1000 (ms) outputs byte X0 (in two steps) X is 8 and X0 is loaded into A0 $\begin{array}{c} & & \\ & $	[1] [1] [1] [1]	ecf incorrect syntax, shape ACCEPT last two processes in reverse order IGNORE \$, H in front of hex bytes IGNORE any extra steps which don't affect function of the routine If extra steps written, award marks for each required process completed
6	(a)		E	Show: $G = 1 + \frac{180 \times 10^3}{47 \times 10^3}$ G = 4.8	[1] [1]	ACCEPT 1 + 180/47 ACCEPT (-)3.8 for [1]
6	(b)		E E	Correct voltmeter symbol connected between V _{out} and 0 V	[1] [1]	look for a circle with V inside

Question		Syllabus Ref	Grade	Expected Answer	Mark	Rationale
6	(c)		E E	$V_{\text{out}} = G \times V_{\text{in}} = 0.6 \times 4.8 \text{ (eor)}$ $V_{\text{out}} = 2.9 \text{ V}$	[1] [1]	ACCEPT ecf from (a): 5 gives 3 V, 3.8 gives 2.3 V
6	(d)		E A C B	$\int_{V_{in}/v}^{15} \frac{1}{2} $	[1] [1] [1]	ACCEPT ecf from (a) or a gain of 5
7	(a)		E E D C	one second after shows 1 (on left or right) two to seven seconds after show 2, 3, 4, 5, 6, and 7 eight seconds after shows 0 nine and ten seconds after show 0	[1] [1] [1] [1]	
7	(b)		E E C B	When switch pressed flip-flop set (owtte) When Q = 1, pulses pass through NAND gate to counter. Number at counter outputs goes up by one each second At 8^{th} pulse / when D goes high, counter and flip-flop reset Subsequent clock pulses blocked by NAND gate	[1] [1] [1] [1] [1]	ACCEPT Q goes high

Question		Syllabus Ref	Grade	Expected Answer	Mark	Rationale
8	(a)			Show: 5.6/5 = 1.12 V	[1]	
8	(b)			EITHER When switch released no current drawn through (2 M Ω) output impedance so no voltage drop inside the sensor OR When switch pressed, current is drawn through (2 M Ω) output impedance resulting in a voltage drop inside the sensor	[1] [1] [1]	ACCEPT responses in terms of voltage dividers instead of currents
8	(c)			EITHER $I = \frac{1.12}{1 \times 10^{6}} = 1.12 \times 10^{-6} A$ ' <i>lost</i> ' V = 1.12 × 10 ⁻⁶ × 2 × 10 ⁶ = 2.24v V = 1.12 + 2.24 = 3.36v OR 1.12 V across 1 MΩ so 2.24 V across 2 MΩ so sensor output = 2.24 + 1.12 = 3.36 V	[1] [1] [1]	ACCEPT correct use of voltage divider for [3] ACCEPT 3 V for [3]

Mark Scheme

Quality of Written Communication

- 3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.
- 2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.
- 1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.
- 0 The language has no rewardable features.

Grade Thresholds

Advanced GCE Electronics (H065 H465) June 2009 Examination Series

Unit Threshold Marks

U	nit	Maximum Mark	Α	В	С	D	E	U
F611	Raw	90	59	52	45	39	33	0
	UMS	110	88	77	66	55	44	0
F612	Raw	90	56	49	42	36	30	0
	UMS	110	88	77	66	55	44	0
F613	Raw	80	63	55	47	39	31	0
	UMS	80	64	56	48	40	32	0

Specification Aggregation Results

Overall threshold marks in UMS (ie after conversion of raw marks to uniform marks)

	Maximum Mark	A	В	С	D	E	U
H065	300	240	210	180	150	120	0

The cumulative percentage of candidates awarded each grade was as follows:

	Α	В	С	D	E	U	Total Number of Candidates
H065	27.4	39.4	56.0	69.1	81.7	100.0	487

497 candidates aggregated this series

For a description of how UMS marks are calculated see: http://www.ocr.org.uk/learners/ums_results.html

Statistics are correct at the time of publication.

OCR (Oxford Cambridge and RSA Examinations) 1 Hills Road Cambridge CB1 2EU

OCR Customer Contact Centre

(General Qualifications)

Telephone: 01223 553998 Facsimile: 01223 552627 Email: helpdesk@ocr.org.uk

www.ocr.org.uk

For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored

Oxford Cambridge and RSA Examinations is a Company Limited by Guarantee Registered in England Registered Office; 1 Hills Road, Cambridge, CB1 2EU Registered Company Number: 3484466 OCR is an exempt Charity

OCR (Oxford Cambridge and RSA Examinations) Head office Telephone: 01223 552552 Facsimile: 01223 552553

