

GCE AS and A Level

## **Electronics**

AS exams 2009 onwards A2 exams 2010 onwards

## Unit 2: ELEC2 Specimen mark scheme

Version 1.1

The specimen assessment materials are provided to give centres a reasonable idea of the general shape and character of the planned question papers and mark schemes in advance of the first operational exams.

For operational papers, mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. The mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this Mark Scheme are available to download from the AQA Website: www.aqa.org.uk

Copyright © 2007 AQA and its licensors. All rights reserved.

## COPYRIGHT

AQA retains the copyright on all its publications. However, registered centres for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to centres to photocopy any material that is acknowledged to a third party even for internal use within the centre.

Set and published by the Assessment and Qualifications Alliance.

## **Mark Scheme**

1	(a)	A decreasing signal, $\checkmark$ takes trigger to less that 1/3 of the V <sub>s</sub> etc $\checkmark$	(2 marks)
	(b)	Once triggered, the output goes high, $\checkmark$ Discharge switches off, $\checkmark$ The capacitor charges through the 10k $\Omega$ resistor, $\checkmark$ Until the voltage across the capacitor is 2/3 V <sub>s</sub> $\checkmark$	
		Output goes low, Discharge switches on $\checkmark$	(5 marks)
	(c)	$T = 1.1 R C = 1.1 x 10^4 x 10^{-8} = 0.11 ms \checkmark \checkmark$	(2 marks) (question total 9 marks)

(a) Differential voltage gain = 
$$\mathbf{R}_f / \mathbf{R}_1 \checkmark$$
  
=> $G_v = 10^6 / 10^5 = 10 \checkmark \checkmark$  (3 marks)

(b) 
$$V_{out} = (V_+ - V_-) \times R_f / R_1 = -0.2 \times 10 = -2V \checkmark \checkmark$$
 (2 marks)

(question total 9 marks)

(a) D connected to Q ✓
CK connected to previous Q ✓
All resets connected together ✓
Output of AND gate connected to reset ✓
Output C to AND gate ✓
Output D to AND gate ✓

(max 5 marks)

(b)

2

3

Hours	D	С	В	Α
first	0	0	0	0
second	0	0	0	1
third	0	0	1	0
tenth	1	0	0	1
last	1	0	1	1

(minus 1 per error)  $\checkmark \checkmark \checkmark \checkmark$ 

(4 marks) (question total 9 marks)

4	(a)	summing amplifier, mixer etc 🖌						(1 mark)
	(b)	<ul> <li>(i) Voltage gain of 5</li> <li>(ii) Increase feedback resistor by a factor of 5 to 500kΩ ✓ ✓</li> </ul>						
								(3 marks)
	(c)	(i) Additional resistor added $\checkmark$ To inverting input $\checkmark$						
		(ii)	It needs calculati =>resiste	four times the four times the four $\checkmark$ for value = 2:	ne gain of the 5kΩ ✓	others 🗸	(questi	(5 marks) ion total 9 marks)
5	(a)	On each rising edge of the clock pulse $\checkmark$ Q becomes equal to D $\checkmark$ (2 marks)						
	(b)	On each rising edge of the clock pulse $\checkmark$ The logic state of each flip-flop is moved to the next flip-flop along $\checkmark$ The logic state of D of the first flip-flop is transferred to Q of the first flip-flop $\checkmark$ (3 marks)						
	(c)		-					
			QA	QB	QC	QD	D input of first flip-flop	
			0	0	0	0	1	
			1	0	0	0	1	
			1	1	1	0	0	
			0	1	1	1	1	
			1	0	1	1	1	(1 m antra)
		vv	• •				(questi	(4 marks) ion total 9 marks)
6	(a)	0 to $\frac{1}{2}$	V <sub>s</sub> ✓					(1 mark)
	(b)	<b>T</b> = 0.69 x <b>R</b> x <b>C</b> = 0.69 x $10^4$ x $10^{-7}$ = 0.69ms $\checkmark$						(2 marks)
	(c)	(i)	i) Voltage follower, buffer etc $\checkmark$					
		(ii) To prevent the output circuit altering the charging rate of the capacitor $\checkmark$						(2 marks)
	(d)	(i)	The NOT gate switches at half of the supply voltage $\checkmark$ 0.7ms is the time taken for the capacitor to charge to this value $\checkmark$					

		(ii)	The curve shows the way in which the capacitor voltage changes with time (or exponential charge curve) $\checkmark$ The vertical line is when the MOSFET rapidly discharges the capacitor $\checkmark$ (qu	(4 marks) estion total 9 marks)
7	(a)	Non-in G <sub>v</sub> = 1	werting amplifier $\checkmark$ + $\mathbf{R}_{\mathbf{f}} / \mathbf{R}_{\mathbf{i}} = 1 + 2200/10 = 221 \checkmark$	(2 marks)
	(b)	$10^6 = 2$ => f =	$221 \text{ x f } \checkmark$ $10^6 / 221 = 4.525 \text{ kHz } \checkmark$	(2 marks)
	(c)	(i)	Cross over distortion $\checkmark$	
		(ii)	Apply a bias voltage to each MOSFET $\checkmark$ So that each MOSFET is just conducting $\checkmark$ There is a quiescent current $\checkmark$ Use voltage divider. diodes etc to produce the bias voltage $\checkmark$ etc	(3 marks)
	(d)	Output Output Gain of etc	voltage trying to exceed the supply voltage $\checkmark$ clipped to the supply voltage $\checkmark$ f amplifier set too high $\checkmark$	(3 marks)
	(e)	$\mathbf{P} = \mathbf{V}_{s}^{2}$	$^{2}$ / (2 x R) = 12 <sup>2</sup> /(2 x 8) = 144 / 16 = 9W $\checkmark \checkmark \checkmark$ (que.	(3 marks) stion total 13 marks)

Paper = 67