A-LEVEL Electronics

ELEC4 – Programmable Control Systems Mark scheme

2430 June 2016

Version: 1.0 Final

Mark schemes are prepared by the Lead Assessment Writer and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation events which all associates participate in and is the scheme which was used by them in this examination. The standardisation process ensures that the mark scheme covers the students' responses to questions and that every associate understands and applies it in the same correct way. As preparation for standardisation each associate analyses a number of students' scripts. Alternative answers not already covered by the mark scheme are discussed and legislated for. If, after the standardisation process, associates encounter unusual answers which have not been raised they are required to refer these to the Lead Assessment Writer.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of students' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this mark scheme are available from aqa.org.uk

Copyright $\ensuremath{\mathbb{C}}$ 2016 AQA and its licensors. All rights reserved.

AQA retains the copyright on all its publications. However, registered schools/colleges for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to schools/colleges to photocopy any material that is acknowledged to a third party even for internal use within the centre.

Level of response marking instructions

Level of response mark schemes are broken down into levels, each of which has a descriptor. The descriptor for the level shows the average performance for the level. There are marks in each level.

Before you apply the mark scheme to a student's answer read through the answer and annotate it (as instructed) to show the qualities that are being looked for. You can then apply the mark scheme.

Step 1 Determine a level

Start at the lowest level of the mark scheme and use it as a ladder to see whether the answer meets the descriptor for that level. The descriptor for the level indicates the different qualities that might be seen in the student's answer for that level. If it meets the lowest level then go to the next one and decide if it meets this level, and so on, until you have a match between the level descriptor and the answer. With practice and familiarity you will find that for better answers you will be able to quickly skip through the lower levels of the mark scheme.

When assigning a level you should look at the overall quality of the answer and not look to pick holes in small and specific parts of the answer where the student has not performed quite as well as the rest. If the answer covers different aspects of different levels of the mark scheme you should use a best fit approach for defining the level and then use the variability of the response to help decide the mark within the level, ie if the response is predominantly level 3 with a small amount of level 4 material it would be placed in level 3 but be awarded a mark near the top of the level because of the level 4 content.

Step 2 Determine a mark

Once you have assigned a level you need to decide on the mark. The descriptors on how to allocate marks can help with this. The exemplar materials used during standardisation will help. There will be an answer in the standardising materials which will correspond with each level of the mark scheme. This answer will have been awarded a mark by the Lead Examiner. You can compare the student's answer with the example to determine if it is the same standard, better or worse than the example. You can then use this to allocate a mark for the answer based on the Lead Examiner's mark on the example.

You may well need to read back through the answer as you apply the mark scheme to clarify points and assure yourself that the level and the mark are appropriate.

Indicative content in the mark scheme is provided as a guide for examiners. It is not intended to be exhaustive and you must credit other valid points. Students do not have to cover all of the points mentioned in the Indicative content to reach the highest level of the mark scheme.

An answer which contains nothing of relevance to the question must be awarded no marks.

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
			Description Name		
			This keeps all subsystems within a microcontroller system synchronised.		
			clock		
			All arithmetic and logic operations are carried out in this subsystem.		
			ALU		
			A bidirectional bus within a microprocessor.		
1			data bus	10	
			A temporary store for data after being sent to an output port.		
			data latch		
			Interfaces an analogue input signal to a microprocessor.		
			ADC		
			Isolates an input port from a microprocessor when it is not being read.		
			Tri-state buffer		
			A process which monitors the state of an input port.		

polling An area of memory used by a microprocessor as temporary storage for its internal processes.	
A process by which an external system can request assistance from a microcontroller. interrupt	
ROM	

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
2	(a)	(i)	Digital inputs only respond to two signal levels, while an analogue sensor provides many different levels. \checkmark	1	
2	(a)	(ii)	Schmitt provides two distinct switching levels, while comparator only one \checkmark , Schmitt stops the system 'hunting' \checkmark	2	
2	(b)	(i)	E.g. Limits the output voltage to the microcontroller \checkmark , to 0 and 5.1V \checkmark	2	

2	(b)	(ii)	10k and 7.5k in parallel=4.29k \checkmark , use of voltage divider formula \checkmark , calculation yielding the answer \checkmark	3	
2	(b)	(iii)	Use of voltage divider formula \checkmark , calculation yielding the answer of 3.6V \checkmark	2	

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
3	(a)		Inclusion of the byte 0x0F \checkmark , MOVW 0x0F \checkmark , MOVWR TRISB \checkmark	3	



Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
3	(c)	(i)	0x40 ✓	1	

3	(c)	(ii)	0x80 ✓	1	
3	(d)		e.g. label:, MOVRW PORTB ✓, AND 0x02 ✓, JPZ label ✓	3	

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
4	(a)		18kΩ	1	
4	(b)		Use of $t_1=0.7R_2C \checkmark$, substitution and calculation to give answer \checkmark	2	
4	(c)		- to output and + to +12V \checkmark	1	
4	(d)	(i)	Sets the value in the memory location 0xA0 to 0 \checkmark	1	
4	(d)	(ii)	Polls PORTA until there is a pulse \checkmark	1	
4	(d)	(iii)	Increments 0xA0 and checks that there is still a pulse \checkmark , repeats this until the pulse ends and then returns \checkmark	2	
4	(e)		Only the section from label3 to label4 contribute to the timing =>7 μ s \checkmark , so 280/7 = 40 \checkmark	2	±1

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
5	(a)		To suppress the large induced voltages created by the motors as the coils are switched off \checkmark	1	
5	(b)		Voltage across R = 9 - 3.2 = 5.8V, so R = 5.8/0.03 = 193 Ω \checkmark , so R = 200 - 270 Ω	2	
5	(c)		24.6k Ω \checkmark , appropriate calculation - either voltage divider or ratio \checkmark	2	
5	(d)		100 ±50 lux	1	
5	(e)		Illumination of left LDR becomes less so right motor slows ✓, illumination of right LDR increases so left hand motor speeds up, so robot moves to the right ✓	2	
5	(f)		The armature of conventional motors rotate continuously when current is applied \checkmark , whereas the armature of a stepper motor just rotates through a set angle when current is applied \checkmark	2	

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
6	(a)	(i)	Very large differential voltage gain ✓	1	
6	(a)	(ii)	0.5V	1	
6	(b)		D to Q' \checkmark , Q' to following CK \checkmark , all resets connected to 0V \checkmark , first clock labelled as input \checkmark	4	
6	(c)		A.B'.C ✓	1	
6	(d)		E.g. horizontal line across the display \checkmark , line at the 4th row because 2.1V sets the 4th comparator \checkmark , continuous line seen because columns flash faster than the persistence of vision \checkmark	3	

Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
7	(a)		Only one bit changes at a time, so sensor alignment is not so critical as with binary encoders \checkmark	1	
7	(b)		Either ✓ for each correct circle or minus ✓ for each error	3	
7	(c)		To include, LED shining outwards \checkmark , photo-receiver pointing outwards in same direction as LED \checkmark	2	
7	(d)	(i)	Correct formula \checkmark , substitution \checkmark , -4.6875V \checkmark	3	

7	(d)	(ii)	E.g. to invert the output from op-amp X ✓	1	
Question	Part	Sub-par t	Marking Guidance	Mark	Comments/ Guidance
8	(a)	(i)	Both the same \checkmark , p-channel symbol \checkmark	2	
8	(a)	(ii)	Prevents the large induced voltage when the motor switches off from damaging the MOSFETs \checkmark	1	
8	(b)		First two, motor heavily damped \checkmark , third case, motor can rotate freely \checkmark	2	
8	(c)		X Y P Q A B Motor state 0 0 1 0 NC NC NC OFF 0	5	one ✓ for each column

 	г	· · · · · · · · · · · · · · · · · · ·	
		1	
		1	
		I	
		0	
		NO	
		INC	
		NC	
		OFF	
		4	
		I	
		0	
		0	
		0	
		1	
		0	
		alaginuiga	
		CIOCKWISE	
		4	
		I	
		1	
		I	
		1	
		0	
		1	
		antialaaluviaa	
		anticiockwise	