## AQA

## A-LEVEL

## Electronics

## Further Electronics ELEC2

Mark scheme

Mark schemes are prepared by the Lead Assessment Writer and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation events which all associates participate in and is the scheme which was used by them in this examination. The standardisation process ensures that the mark scheme covers the students' responses to questions and that every associate understands and applies it in the same correct way. As preparation for standardisation each associate analyses a number of students' scripts. Alternative answers not already covered by the mark scheme are discussed and legislated for. If, after the standardisation process, associates encounter unusual answers which have not been raised they are required to refer these to the Lead Assessment Writer.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of students' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this mark scheme are available from aqa.org.uk

| Question | Part | Sub part | Marking Guidance | Mark | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | (a) | (i) | A | 1 | (at inverting input) |
| 1 | (a) | (ii) | a point on the circuit where the voltage is $0 \mathrm{v} /$ ground but not connected to $0 \mathrm{v} /$ is almost $0 \mathrm{v} /$ simulates 0 v assuming that the op-amp has not saturated | $\begin{gathered} 2 \\ \max \end{gathered}$ |  |
| 1 | (a) | (iii) | $10 \mathrm{k} \Omega$ (must have units unless 10,000 which assumes standard) | 1 | oe $10,000 \Omega$ / 10 K etc |
| 1 | (b) |  | correct formula rearranged <br> Calculation / substitution 470k $\Omega$ | 3 | 3 for just correct answer with units |
| 1 | (c) |  | inverted, <br> same frequency, <br> shape shows evidence of correct gain maximum amplitude 3 v to 5 v | 4 |  |


| Question | Part | Sub part | Marking Guidance | Mark | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | (a) |  | $2 x$ two input NAND gates in parallel, cross coupled, <br> other inputs to $\overline{\mathbf{S}}$ and $\overline{\mathbf{R}}$, outputs to $\mathbf{Q}$ and $\overline{\mathbf{Q}}$ | 4 |  |
| 2 | (b) |  | $\mathbf{Q}$ $\overline{\mathbf{Q}}$ <br> 0 1 <br> 1 0 <br> 0 1 <br> $1 \checkmark$ $1_{\checkmark}$ <br> See above one mark each for lines 2 and 3, 2 marks for line 4 | 4 |  |
| 2 | (c) |  | Resistance of thermistor @ $50^{\circ} \mathrm{C}=20 \mathrm{k} \Omega$, switching point when input $=2.5 \mathrm{~V}$, so $R=20 \mathrm{k} \Omega$ | 3 |  |


| Question | Part | Sub part | Marking Guidance | Mark | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | (a) | (i) | Cross-over (distortion) | 1 |  |
| 3 | (a) | (ii) | Mention of transistors / MOSFETS <br> Need a certain input voltage before they conduct / 'non-linear' behaviour. <br> For low voltage signals, output is 0 V . | 3 |  |
| 3 | (a) | (iii) | Bias the output transistors (into conduction) <br> OR <br> apply negative feedback (around the whole amplifier) | 1 | Allow increased gain which does reduce the crossover distortion |
| 3 | (b) | (i) | Clipping or saturation (distortion) | 1 |  |
| 3 | (b) | (ii) | The voltage gain is too large / the power supply voltage is too low / the input is too large <br> making the output transistors saturate. | 2 |  |
| 3 | (b) | (iii) | reduce the voltage gain / increase the power supply voltage / reduce input signal | 1 |  |
| 3 | (c) |  | Formula $\mathrm{P}=(\mathrm{PEAK}) \mathrm{V}^{2} / 2 \mathrm{R}$ <br> $=20^{2} / 16$ ( 20 v found from 2 divisions at $10 \mathrm{v} /$ division) $=25 \mathrm{~W}$ | 3 | Using a justified choice for $V$ Alternative rms solution. |


| Question | Part | Sub part | Marking Guidance |  |  |  |  |  |  | Mark | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | (a) |  | when the clock signal goes from 0 to 1 / rises Q becomes equal to D |  |  |  |  |  |  | 2 | (Not when the clock IS high) |
| 4 | (b) |  | $\overline{\mathbf{Q}}$ connected to D input to clock output from $\mathbf{Q}$ or $\overline{\mathbf{Q}}$ |  |  |  |  |  |  | 3 |  |
| 4 | (c) |  | 4 <br> 5 <br> 6 <br> 7 | $\uparrow$ $\mathbf{0}$ <br> $\uparrow$ $\mathbf{1}$ <br> $\uparrow$ $\mathbf{1}$ <br> $\uparrow$ $\mathbf{0}$ <br> or each cor | 0 <br> 0 <br> 1 <br> 1 <br> $W$ | 1 1 0 0 | 1 1 0 0 | 0 1 1 0 | 1 0 0 1 | 4 |  |
| 4 | (d) | (i) | 4:1 |  |  |  |  |  |  | 1 |  |
| 4 | (d) | (ii) | 1 clock cycle |  |  |  |  |  |  | 1 | Allow 3 clock cycles / 90 |


| Question | Part | Sub part | Marking Guidance | Mark | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | (a) |  | Formula rearranged, substitution, $0.72 \mu \mathrm{~F}$ | 3 |  |
| 5 | (b) |  | a falling signal / going low going to less than $1 / 3$ of the supply voltage, shorter period than monostable | $\stackrel{2}{\max }$ | Not IS low. |
| 5 | (c) | (i) | input to trigger (and nowhere else), and must be clearly labelled threshold to junction of C and variable resistor, discharge to junction of C and variable resistor. | 3 | IF last 2 marks not gained, can award 1 if threshold joined to discharge |
| 5 | (c) | (ii) | to limit the current flowing through discharge (when variable resistor is set to a low resistance). | 1 | Allow to protect 555 |
| 5 | (c) | (iii) | $\mathrm{T}=0.1 \mathrm{~s}$ <br> substitution into monostable formula giving 605k | 2 | ECF for incorrect T <br> Allow 606k |


| Question | Part | Sub part | Marking Guidance | Mark | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | (a) |  | calculation of $(0.718 \mathrm{~V}-0.619 \mathrm{~V}) / 100^{\circ} \mathrm{C}\left(=99 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$ | 1 |  |
| 6 | (b) |  | a series resistor to the inverting input, a series resistor to the non-inverting input, a resistor from the output to inverting input, a resistor from the non-inverting input to 0 V | 4 |  |
| 6 | (c) |  | voltmeter will display 5 V for $50^{\circ} \mathrm{C}$ change $=0.1 \mathrm{~V} /{ }^{\circ} \mathrm{C}$. <br> Diode produces 50 mV for $50^{\circ} \mathrm{C}$ change $=1 \mathrm{mV} / 1^{\circ} \mathrm{C}$ <br> So voltage gain needed is $0.1 \mathrm{~V} / 1 \mathrm{mV}$ or $5 \mathrm{~V} / 50 \mathrm{mV}(=100)$ | 3 | Use of Vout / Vin given an appropriate temperature range. |
| 6 | (d) |  | Use of difference amplifier formula rearranged substitution $15 \mathrm{k} \times 100$ $=1.5 \mathrm{M} \Omega(1,500 \mathrm{k})$ | 3 | For 3 marks must have units |

