Centre Number			Candidate Number		
Surname					
Other Names					
Candidate Signature					



General Certificate of Education Advanced Subsidiary Examination June 2014

Electronics

ELEC2

Unit 2 Further Electronics

Wednesday 21 May 2014 9.00 am to 10.00 am

For this paper you must have:

- a pencil and ruler
- a calculator
- a Data Sheet (enclosed).

Time allowed


• 1 hour

Instructions

- Use black ink or black ball-point pen.
- Fill in the boxes at the top of this page.
- Answer all questions.
- You must answer the questions in the spaces provided. Do not write outside the box around each page or on blank pages.
- Do all rough work in this book. Cross through any work you do not want to be marked.

Information

- The marks for questions are shown in brackets.
- The maximum mark for this paper is 67.



	Answer all questions in the spaces provided.
1	A student is experimenting with an ultrasound microphone which operates at a frequency of $40~kHz$. The microphone produces a maximum output amplitude of $40~mV$ and has a very large output resistance (greater than $10~M\Omega)$. The student needs to amplify the microphone output to give a signal of $4~V$ amplitude.
1 (a)	Calculate the voltage gain needed from the amplifier. [2 marks]
1 (b)	Complete the circuit diagram of a suitable op-amp based amplifier in Figure 1 . Include suitable component values. [4 marks]
	Figure 1
	+
	$0~\mathrm{V} \circ$
1 (c)	When the student tests the amplifier he finds that with an input voltage of $40~\mathrm{mV}$ amplitude, the output is only $1~\mathrm{V}$ amplitude. The student consults the op-amp data sheet and finds that the gain-bandwidth product of the op-amp is $10^6~\mathrm{Hz}.$
1 (c) (i)	Explain the meaning of the term gain-bandwidth product. [1 mark]



1 (c) (ii)	Show, using a calculation, why the output of the amplifier is only 1 V.
	[2 marks]
4 (5) (;;;)	Explain how the attudent can calve the problem by adding a cooped on amp sireuit
1 (C) (III)	Explain how the student can solve the problem by adding a second op-amp circuit. [2 marks]
	[2 marks]


11

Turn over for the next question



2 A resistor and uncharged capacitor are connected in series as in Figure 2.


Figure 2



2 (a) If the switch is closed at time t = 0, sketch on the axes in **Figure 3** how the voltage across the capacitor, V_C , varies with time.

[2 marks]

Figure 3




2 (b) Calculate the time taken for	r $ m V_{_{C}}$ to be equal to $ m V_{_{S}}/2$
------------------------------------	--

[2 marks]



2 (c) A student decides to use this RC timing circuit as the basis for a kitchen timer project. **Figure 4** shows the circuit used.

Figure 4



The student wants the maximum time to be about 1 hour. Assuming that the logic gates switch at $V_{\rm s}/2$, calculate a suitable value for the variable resistor.

£	

2 (d) When constructed, timings up to a few minutes are accurate but become increasingly too long, until at the maximum setting of the variable resistor, the timer never sounds the audible warning device.

An extract from the data sheet for the capacitor is shown opposite. Explain the likely cause of the timing problem.

Capacitance $6800~\mu F /\pm 20\%$

Rated voltage 16 V

Leakage current <50 μA @ 20°C

	[c
When the switch is opened, the timer resets. Describe what happens during this process.	
	[2 marks]

11

Turn over ▶

[2 marks]

[3 marks]



2 (e)


- A project needs a subsystem which will produce a pulse output in the range $10~{\rm Hz}$ to $200~{\rm Hz}$. The subsystem is to be based on a 555 astable.
- **3 (a) Figure 5** shows a partially drawn 555 astable circuit diagram. Add the **three** missing connections.

[3 marks]

Figure 5 R_A R_B R_B

 $\begin{array}{ll} \textbf{3 (b)} & \textbf{Figure 6} \text{ shows how the output voltage, } V_{out}, \text{ varies with time.} \\ & \text{Sketch onto the graph how the voltage across the capacitor varies with time.} \\ \end{array}$

[3 marks]





11


3 (c)	If the frequency is $200~{\rm Hz}$, $C=100~{\rm nF}$ and $R_{\rm A}=1~{\rm k}\Omega$, show that the value of the fixed resistor, which is part of $R_{\rm B}$, is approximately $36~{\rm k}\Omega$. [3 marks]	
3 (d)	Calculate a suitable value for $\rm R_{\rm V}$ so that when set to its maximum value the frequency of the pulses is approximately $\rm 10~Hz.$	

Turn over for the next question



Figure 7 shows the circuit diagram for a power amplifier. The power amplifier is required to have an overall voltage gain of at least 5 and a power output of $10~\rm W$ into a $4~\Omega$ loudspeaker.

Figure 7



4 (a) (i)	t a tick in the box that best describes the function of Section B.		[4 mork]	
	Provides voltage gain.		[1 mark]	
	Biases the MOSFETs.			
	Provides power gain.			
	Sets the voltage gain of the amplifier.			
4 (a) (ii)	(ii) Put a tick in the box that best describes the function of Section C.			
	Provides voltage gain.		[1 mark]	
	Biases the MOSFETs.			
	Provides power gain.			
	Sets the voltage gain of the amplifier.			




4 (b) (i)	Calculate a value for ${f R}$ which will give Section A a voltage gain of 5.	[2 marks]
4 (b) (ii)	Evaloin why the veltors rain of the event sirevit is less than 5	
4 (b) (ii)	Explain why the voltage gain of the overall circuit is less than 5.	[2 marks]
	Question 4 continues on the next page	



4 (c) A sine wave of amplitude $1.8~{
m V}$ is fed into the amplifier and the voltage across the loudspeaker is shown in **Figure 8**.

Figure 8



4 (c) (i)	Put a tick in the box that best explains why the voltage across the speaker
	does not reach ±9 V.

	[1 mark]
The input signal voltage to the amplifier is too small.	
The op-amp output does not saturate at the supply voltages.	
The loudspeaker has a resistance that is too large.	
The op-amp does not have sufficient voltage gain.	

4 (c) (ii) Estimate the maximum undistorted output power of the amplified	r.
---	----

[3 marks]


4 (c) (iii) Put a tick in the box that best describes of the amplifier.	how to increase the undistorted output power [1 mark]
Decrease the input signal voltage.	
Decrease the power supply voltage.	
Increase the power supply voltage.	
Increase the loudspeaker resistance.	
Turn over for the	next question
Turn over for the	next question



- An industrial process requires chemicals to be exposed to an intense light which then reduces over time to zero. A control system for the light uses a 4-bit down counter and a 4-input summing amplifier.
- 5 (a) Complete the circuit diagram for a 4-bit down counter in **Figure 9**. Label the clock input.


[4 marks]

Figure 9



5 (b) Figure 10 shows the circuit diagram for the summing amplifier.

Figure 10



Assume that a logic 1 output from the counter is +5 V and a logic 0 is 0 V. Calculate the output from the summing amplifier when the counter has reached a count of 1011_2 . [3 marks]




5 (c) The counter is reset to 0000.

Sketch a graph on **Figure 11** to show the output of the summing amplifier for an input of 32 clock pulses to the counter.

[4 marks]

Figure 11



11


Turn over for the next question





Figure 12 shows the symbol for a D-type flip-flop.

Figure 12



6 ((a)	Describe th	e operation	of a	D-type	flip-flop
•	u,	Describe an	c operation	Oi a	D type	mp mop

[3 marks]				

6 (b) Complete the circuit diagram for a 4-bit shift register in **Figure 13**. Label the serial data input and the clock input.

[4 marks]

Figure 13

Add logic gate(s) to **Figure 13** so that when all of the Q outputs of the shift register are logic 0, then the serial data input is a logic 1.


[3 marks]



 $\textbf{6 (d)} \qquad \text{With the logic gate(s) added, the shift register is reset.} \\ \text{Show on the axes of } \textbf{Figure 14} \text{ how } Q_A \text{ changes for 8 clock pulses.}$

[2 marks]

Figure 14



12

END OF QUESTIONS



