

# General Certificate of Education 

## Electronics 5431/6431

ELE4

Electronic Control Systems

## Mark Scheme

2008 examination - June series

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this Mark Scheme are available to download from the AQA Website: www.aqa.org.uk

Copyright © 2008 AQA and its licensors. All rights reserved.

## COPYRIGHT

AQA retains the copyright on all its publications. However, registered centres for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to centres to photocopy any material that is acknowledged to a third party even for internal use within the centre.

Set and published by the Assessment and Qualifications Alliance.

1 (a) The voltage across the resistor is 12-4.2 $=7.8 \mathrm{~V}$
=> R = $7.8 / 0.045=173 \Omega$
=> increase to preferred value is $180 \Omega$
(b) (i) Virtual earth point at inverting input to op-amp
(ii) Photodiode between inverting input and negative supply cathode connected to inverting input of op-amp anode connected to the negative supply
(c) The current through the feedback resistor will be $5 \mu \mathrm{~A} \checkmark$ $=>$ the output voltage will be $5 \mu \mathrm{~A} \times 1 \mathrm{M} \Omega=5 \mathrm{~V}$

Total - 9
(a) (i) Very large open loop voltage gain
(ii) $\mathrm{V}_{\text {in }}$ must be between 0 V and 7.5 V
(b) (i) Feedback resistor in parallel with top $47 \mathrm{k} \Omega$ resistor giving $23.5 \mathrm{k} \Omega$
=> voltage at non-inverting input terminal is 10 V
$=>$ for output to be at +15 V , the input voltage must be less than $10 \mathrm{~V} \quad(\max 2)$
(ii) Feedback resistor in parallel with bottom $47 \mathrm{k} \Omega$ resistor giving $23.5 \mathrm{k} \Omega$
=> voltage at non-inverting input terminal is 5 V
$=>$ for output to be at 0 V , the input voltage must be greater than 5 V
(c)

(d) (Capacitor charges and discharges between $1 / 3$ and $2 / 3$ of supply voltage)
(This is the same as the 555 timer)
$\Rightarrow \mathrm{T}=1.4 \mathrm{RC} \checkmark$
$\Rightarrow T=1.4 \times 10^{4} \times 10^{-7}=1.4 \mathrm{~ms} \checkmark$
(a) (i) e.g. Information is stored in the connections between neurons in an ANN whereas it is stored at specific locations in the NAS
(ii) e.g. The NAS is limited by the number of locations at which to store information The ANN is essentially unlimited since there are so many possible interconnections between neurons
(iii) e.g. The information in a NAS is more reliable than an ANN since connections between neurons are not stable, while that of the magnetic field is (relatively)
(b) (i) e.g. ANN information processed in parallel by many neurons, in a computer it is processed in a few processors serially
(ii) e.g. ANNs can learn and adapt to maximise traffic flow, whereas PCs cannot.
(c) e.g. ANNs unsuitable for applications which require precision since they operate essentially through probability (fuzzy logic).
(a) $\quad$ (i) $\quad 360 / 16=22.5^{\circ}$
(ii) $360 / 16=22.5^{\circ}$
(iii) (Add more rings), each with twice as many divisions (bits) as the previous
(b) Absolute position and direction $\checkmark \checkmark$
(c) e.g. Accuracy of rotation + explanation

Speed of response + explanation

5 (a) Closed loop + reason
(b) (i) Eliminate reverse voltages generated as the motor coils switch off
(ii)

| Input A | Input B | Motor |
| :---: | :---: | :---: |
| 0 | 0 | Stop -0 |
| 0 | 1 | Rotate in one direction - 1 |
| 1 | 0 | Rotate in the other direction -0 |
| 1 | 1 | Stop -0 |

First and last row $\checkmark$
Middle two rows $\checkmark \checkmark$
(c) e.g.


Horizontal direction changes
Vertical direction changes
Appropriate elements to flow chart
Largely correct symbols
Total - 9

6 (a)

| tray sensor | reservoir sensor | pump | LED |
| :---: | :---: | :---: | :---: |
| wet | wet | 0 | 0 |
| wet | dry | 0 | 1 |
| dry | wet | 1 | 0 |
| dry | dry | 0 | 1 |
|  |  |  |  |

Minus 1 per row.
(b)

(c) Very large input resistance - (so it does not load the output of the logic gates) Very large power gain - (so that a logic gate can readily control the pump) $\checkmark$

Total - 9
7 (a) e.g. Computer inputs are digital and only accept two voltage levels which is not compatible with the wide range of voltages from an analogue sensor
(b) (i) Tristate - three output states - 0, 1 and high impedance $\checkmark$
(ii) The tristate (buffer) outputs are active low When $D_{6}$ is 1 , output enable of the most significant nibble tristate buffer is logic 1 and so disabled and the output enable of the least significant nibble tristate buffer is logic 0 and so enabled
(c) $15300 / 255=60$
so resolution is 60 lux
(d) SC is taken low to start the conversion.

PC waits until EoC goes high
$\mathrm{D}_{6}$ high - least significant nibble read $\checkmark$
$\mathrm{D}_{6}$ low - most significant nibble read and added to least significant.
(e) (i) \&H379
(ii) Masks the least significant three bits to avoid errors from undefined bits $\checkmark$
(f) (i) Sets bit $\mathrm{D}_{6}$ to logic 1 without affecting the other bit values
(ii) It moves the bits in $Y \%$ to the right, changes bits on $D_{4}$ to $D_{7}$ to $D_{0}$ to $D_{3}$
(iii) It sets $\mathrm{D}_{6}$ to logic 0

