ASSESSMENT and
OUALIFICATIONS
ALLIANCE

## General Certificate of Education

## Electronics 5431/6431

## ELE2 Further Electronics

## Mark Scheme

## 2006 examination - June series

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

## Unit ELE2 - Further Electronics

1
(a)
(i) One input from gate 1 to output of gate 2, one input from gate 2 to output of gate 1 Pull up resistors on the two free inputs $\checkmark$
(3 marks)
(ii) Correct points labelled as outputs $\mathbf{Q}$ and $\overline{\mathbf{Q}}$

SET on input opposite $\mathbf{Q}$ RESET in input opposite $\overline{\mathbf{Q}}$
(b) When the SET input is briefly taken to logic 0

The $\mathbf{Q}$ output will become logic 1 and the $\mathbf{Q}$ output will become logic 0
When the RESET input is now briefly taken to logic $0, \mathbf{Q}$ will become logic 0 and the $\mathbf{Q}$ will become logic 1
(a) $\mathrm{Gv}=\mathrm{V}_{\text {out }} / \mathrm{V}_{\text {in }}=1.0 / 0.2=5$
(b)

(2 marks)
(c) $\quad \mathrm{Gv}=1+\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{1}=>5=1+240 / \mathrm{R}_{1} \checkmark$ $\mathrm{R}_{1}=240 / 4=60 \mathrm{k} \Omega$
(d) (i) Low pass filter allows low frequencies to pass and attenuates high frequencies
(ii) (The frequency) at which $\mathrm{V}_{\text {out }} / \mathrm{V}_{\text {in }}=0.71$ (accept 0.5)

$$
\left(\mathrm{X}_{\mathrm{c}}=\mathrm{R}_{\mathrm{f}}\right)
$$

(1 mark)
(iii)

$$
\mathrm{f}=1 /(2 \pi \mathrm{RC}) \Rightarrow \mathrm{f}=1 / 2 \pi 24010^{3} 8210^{-12}=8.087 \mathrm{kHz} \checkmark \checkmark
$$

3 (a) (i) To hold the input at logic 1
(ii) input must go low
to less than half of supply voltage
(b) When input of gate 1 goes low output of gate 1 goes high $\checkmark$

This starts to charge capacitor through $1 \mathrm{M} \Omega$ resistor and so makes input of gate 2 high.
The output of gate 2 goes low, which is fed back to gate 1 so keeping its output high
Capacitor charges through $1 \mathrm{M} \Omega$ resistor until input voltage to gate 2 is below half of the supply voltage
The output of gate 2 goes high, making output of gate 1 low, circuit resets
(4 max)
(c) $\mathrm{T} \approx \mathrm{RC} \Rightarrow 30 \approx 10^{6} \mathrm{C} \Rightarrow \mathrm{C}=30 \mu \mathrm{~F} \checkmark \checkmark$
(2 marks)
(question total 9 marks)

4 (a) Push-pull. The signal is split into positive and negative going signals
These are amplified separately and then recombined to recreate the amplified signal
(b) (i) Power supply voltage is not large enough
(Gain too large)
(Saturation or clipping)
(1 mark)
(ii) Maximum output voltage is $15 \mathrm{~V} \checkmark$

$$
\text { Max power }=\mathrm{V}_{\mathrm{P}}{ }^{2} / 2 \mathrm{xR}=15^{2} / 2 \mathrm{x} 4=225 / 8=28 \mathrm{~W}
$$

(iii) Power $=I^{2} R \Rightarrow 28=I^{2} .4 \quad=>\mathrm{I}=\sqrt{ } 7=2.65 \mathrm{~A} \checkmark$
(c) $\quad$ rms voltage $=18 / 1.414=12.73 \mathrm{~V} \checkmark$

Power supplied $=\mathrm{V}_{\mathrm{rms}} \times \mathrm{I}_{\mathrm{rms}}=12.73 \times 2.65=33.7 \mathrm{~W}$
(d) Energy dissipated as heat in the output transistors

5 (a) source follower
(b) The output voltage of the op-amp will be 0 V and there will be a voltage drop of 0.7 V across the diode, so making the gate of the MOSFET -0.7 V
(1 mark)
(c) $2 \mathrm{~V} \checkmark$

The characteristic shows that a drain to source current only passes when Vgs is greater than 2 V
(d) (i) positive parts of the output signal pass to the gate via the diode, causing the capacitor to charge and so increasing the gate voltage
(1 mark)
(ii) increases the brightness of the lamp
(1 mark)
(iii) decreases the resistance of the LDR
(1 mark)
(iv) decreases the voltage gain of the amplifier
(1 mark)
(e) automatic volume control $\checkmark$
(1 mark)
(question total 9 marks)

6
(a) (i) $1 \checkmark$
(ii) $1 \mathrm{M} \Omega \checkmark$
(b) (i) $-1 \checkmark$
(ii) amplitude x 10
inverted
(2 marks)
(c) (i) inverting input terminal of op-amp
(1 mark)
(ii) +0.7 V
$-0.7 \mathrm{~V}$
(2 marks)
(iii) volume (level) control $\checkmark$

7 (a) (i) When an input to a NAND gate is 0 , the output is 1 so the astable circuit cannot toggle.
(ii) When the input to first NAND gate goes high

Output of first NAND gate goes low, output of astable goes high
Capacitor discharges and charges in opposite direction $\checkmark$
Until voltage at input to first NAND gate $<+\mathrm{V}_{\mathrm{S}} / 2 \checkmark$
Output of astable switches state $\checkmark$
Capacitor charges in opposite direction
Process repeats as long as switch pressed $\checkmark$
(iii) $\mathrm{f}=1 / 2 \mathrm{RC}=1 / 210^{6} 10^{-7} \checkmark$

$$
\Rightarrow \mathrm{f}=5 \mathrm{~Hz}
$$

(b) (i) D-type ff symbol

D to $\mathbf{Q}$ connection to make toggle
Clock to previous $\overline{\mathbf{Q}}$ connection for up-counter
(ii) Rising edge of the clock pulse
(c) (i) $\quad \underline{\mathbf{A}} \bullet \overline{\mathbf{B}}$
(ii) $\mathbf{A} \bullet \mathbf{B}$
(iii) $\mathbf{A} \bullet \mathbf{B}$
(d) (i)

(ii)

(iii)


