ASSESSMENT and
OUALIFICATIONS
ALLIANCE

## General Certificate of Education

## Electronics 5431/6431

## (ELE4) Electronic Control Systems

## Mark Scheme

2005 examination - June series

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

## ELE4 - Electronic Control Systems

1
(a) To keep all parts of the system synchronised $\checkmark$
(b) Data has to travel to and from the processor along the data bus
(c) (i) processor $\checkmark$
(ii) ROM
(iii) RAM
(iv) processor $\checkmark$ (4 marks)
(d) Data bus uses 8 bits i.e. 1 byte at a time

Address bus has $2^{12}$ different addresses $\Rightarrow 4096$ bytes can be addressed (1 mark)
(e) Memory mapping I/O ports places I/O ports in memory locations $\checkmark$ so the amount of locations available for memory is reduced
(a) ANN - many simple processors, PC - few complex processors $\checkmark$

ANN - no single memory location, PCs - single memory location $\checkmark$ (any other valid answer)
(b) PC better at direct calculations - eg accounts $\checkmark$ ANN better at predictive problems - eg weather forcasting (any other valid answer)
(c) $\quad \mathrm{T} \approx \mathrm{R} \times \mathrm{C}=10^{4} \times 10^{-8}=0.1 \mathrm{~ms} \checkmark \checkmark$
(d) (i) Nothing (- input to monostable $\left.>\mathrm{V}_{\mathrm{S}} / 2\right) \checkmark$
(ii) $\quad$ Nothing (-input to monostable $\left.=V_{S} / 2\right) \checkmark$
(iii) Monostable triggers (- input to monostable $\left.<\mathrm{V}_{\mathrm{S}} / 2\right) \checkmark$

3 (a) Flash ADC - very fast $\checkmark$
Flash ADC - expensive $\checkmark$
(b) (i) $\quad 5 / 8 \mathrm{~V}(0.625 \mathrm{~V}) \checkmark$
(ii) comparator $\checkmark$
(iii) $\quad 2^{12}-1=4095 \checkmark$
(c)

| $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

(d) e.g.

(2 marks)

Total 9 marks

4
(a) (i) label $\checkmark$
(ii) $\& \mathbf{H} 379 \checkmark$
(iii) masks all bits other than $D_{6}$ and $D_{7} \checkmark$
(iv) sensors connected to $\mathrm{D}_{6}$ and $\mathrm{D}_{7} \checkmark$
(b) (i) polling - continuously checks the state of the port $\checkmark$
(ii) Interrupt - when data is ready an interrupt is generated and the computer leaves its current task and reads the data from the port $\checkmark \checkmark$ (3 marks)
(c) (i) A value for $\mathbf{T} \%$
(ii) generates a delay

5 (a) An open loop system does not have any feedback so it is unable to monitor its own output unlike a closed system which can
(b) (i)

(ii) When the LDR is illuminated it has a low resistance so input to first NOT gate is a logic $1 \Rightarrow$ point $A$ is logic 1
(c) (i) positive feedback
(ii) light from the lamp falls onto the LDR which keeps its resistance low this keeps point A at logic 1 and the lamp lit $\checkmark$
(a) (i) A tristate buffer has three possible output states, logic 1,0 and disconnected (high impedance) $\checkmark$
(ii) To prevent bus contentions between the microprocessor system and ADC (to enable the microprocessor to select when the data from the ADC is applied to the data bus) $\checkmark$
(iii) When the ADC is writing to the data bus
(b) e.g.

(c) e.g. speed of computer; the program; the number of bits etc

7 (a) voltage across $\mathrm{R}=12-1.5=10.5 \mathrm{~V} \checkmark$
maximum current is $20 \mathrm{~mA} \Rightarrow \mathrm{R}=10.5 / 0.02=525 \Omega \checkmark$
$\Rightarrow>$ suitable $R=560 \Omega \checkmark$
(b) (i) The inverting input of the op-amp is a virtual earth The $6 \mu \mathrm{~A}$ passes through the $1 \mathrm{M} \Omega$ resistor $=>$ the output will be $6 \mathrm{~V} \checkmark$
(ii) Current in the dark is $0.1 \mu \mathrm{~A}$.

Output voltage is $10^{-7} \times 10^{6}=0.1 \mathrm{~V} \checkmark$
(c) eliminates multiple (false) triggering $\checkmark$ by having two distinct switching levels
(d) (i) output low $=>10 \mathrm{k} \Omega$ resistor in parallel with $10 \mathrm{k} \Omega$ resistor of voltage divider
combined resistance $=5 \mathrm{k} \Omega \checkmark$
lower voltage $=(12 \times 5) /(20+5)=2.4 \mathrm{~V} \checkmark$
(ii) output high $=>100 \mathrm{k} \Omega$ resistor in parallel with $20 \mathrm{k} \Omega$ resistor of voltage divider $=>$ combined resistance $=16.67 \mathrm{k} \Omega \checkmark$ upper voltage $=(12 \times 10) /(26.67)=4.5 \mathrm{~V} \checkmark$
(e) (i) A stepper motor has a set of stator coils and a permanent magnet armature.
When adjacent coils are sequentially energised the armature turns through a defined angle
(ii) Answer should include:
discussion of control electronics needed for conventional motor (photo sensor, pulse generator reference signal, phase comparator, error amplifier, buffer) $\checkmark$
discussion of control electronics needed for stepper motor (pulse generator, counter, decoder, buffer per coil) $\checkmark$ less electronics needed for stepper motor $\checkmark$ speed of rotation more constant with stepper motor because the speed is only dependent upon the speed the pulses are applied to the coils (so long as load is not too great or the pulses too fast) etc

Total 18 marks

