

General Certificate of Education

Electronics 5431/6431

(ELE2) Further Electronics

Mark Scheme


2005 examination – June series

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

ELE2 – Further Electronics

1	(a)	A negative going signal that decreases below 2.5V \checkmark	(1 mark)		
	(b)	Negative going pulse makes output of gate 1 go high, \checkmark This makes input of gate 2 high, and output low, \checkmark Capacitor charges through resistor, \checkmark Until voltage at input of gate 2 is below half of the supply voltage, \checkmark Output of gate 2 goes high \checkmark Monostable resets \checkmark	(4 marks)		
	(c)	$T \approx R C \implies T \approx 10^{-8} \ 10^4 = 0.1 \text{ms} \checkmark \checkmark$	(2 marks)		
	(d)	Maximum frequency is when the monostable retriggers immediately it	(2		
	(u)	has reset \checkmark			
		Since period of monostable is 0.1ms => max frequency is ≈ 10 kHz \checkmark	(2 marks)		
		Tota	al 9 marks		
2	(a)	(i) Low pass filter - a filter that allows low frequencies to pass through with little attenuation, while high frequencies are attenuated \checkmark	(1 mark)		
		(ii) break point frequency - the frequency at which the output voltage is equal to 0.71 of its max value. \checkmark	(1 mark)		
	(b)	(i) (non-inverting amplifier. At low frequencies ignore C) => $G_V = 1 + 390/10 = 40 \checkmark \checkmark$	(2 marks)		
		(ii) At the cut off frequency $X_c = R_f = 390k\Omega$ $C = 1/2\pi fR = 1/2 \pi 2500 \ 39000 = 163 pF$ \checkmark	(3 marks)		
	(c)	10^6 = frequency x voltage gain => voltage gain = 10^6 / frequency. voltage gain = 10^6 / 2.5 x 10^3 = 400 V	(2 marks)		
	Total 9 mark				



(d) (i) The magnitude of the signal is not altered \checkmark The signal is inverted \checkmark

5

(ii) Signal 2 is inverted which makes the <u>audio in phase with signal 1</u> \checkmark The noise on signal 2 is inverted compared to that on signal 1 \checkmark When added together the noise signals cancel \checkmark (5 marks)

Total 9 marks

(3 marks)

Total 9 marks

4


_

6

7

j	(a)	On the rising edge of each clock pulse \checkmark The data from a D-type flip-flop is stored in the next D-type flip-flop \checkmark This data transfer occurs all of the way along the shift register \checkmark New data applied to the input of the first flip-flop is taken into the shift register \checkmark	(4 marks)
	(b)	Removes multiple pulses due to contact bounce \checkmark	(1 mark)
	(c)	The D input of the first flip-flop goes to logic $1 \checkmark$ The clock input goes to logic 1 and the data is shifted along the shift register \checkmark	(2 marks)
	(d)	The output of the five input AND gate must be logic 1 =>10001 \checkmark The Q output of the last flip-flop must also be logic 1 => smallest binary number is 100011 \checkmark	(2 marks)

Total 9 marks



(3 marks)

(b)	(i)	Push Pull 🗸	
	(ii)	Inverting amplifier with G_V of -4.7 and source follower with $\underline{G_V \text{ of } \approx 1}$ \checkmark => Overall $G_V = -4.7 \text{ x } 1 = -4.7 \checkmark$	(3 marks)
(c)	(i)	Cross-over distortion \checkmark	
	(ii)	When the input voltage is smaller than that needed \checkmark to make either MOSFET conduct \checkmark	
	(iii)	0 Amps – V_{gs} is only 1.36V => MOSFETs are not conducting \checkmark	(4 marks)
(d)	So the	needs to be approx 2V across each 1kΩ resistor \checkmark ere must be 13V across (X) (Y) \checkmark nA through 1kΩ resistor => (X) (Y) = 6.5kΩ \checkmark	(3 marks)
(e)	Include MOSFETs into feedback loop \checkmark by disconnecting 47k Ω resistor from op-amp output and connecting to MOSFET output \checkmark (2 marks)		
(f)	=> P =	$s^{2}/2R$ \checkmark = 15 ² /2 x 4 = 28W \checkmark e into account V _{gs} of MOSFETs ie P = 13 ² /2 x 4 = 21W \checkmark	(3 marks)
		т	otal 18 marks

Total 18 marks