# $A Q A$ 

ASSESSMENT and
OUALIFICATIONS
ALLIANCE

## General Certificate of Education

## Electronics <br> 5431/6431

## (ELE2) Further Electronics

## Mark Scheme <br> 2005 examination - June series

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

## ELE2 - Further Electronics

1
(a) A negative going signal that decreases below 2.5 V
(b) Negative going pulse makes output of gate 1 go high,

This makes input of gate 2 high, and output low,
Capacitor charges through resistor,
Until voltage at input of gate 2 is below half of the supply voltage,
Output of gate 2 goes high $\checkmark$
Monostable resets
(c) $\mathrm{T} \approx \mathrm{RC} \Rightarrow \mathrm{T} \approx 10^{-8} 10^{4}=0.1 \mathrm{~ms}$
 (2 marks)
(d) Maximum frequency is when the monostable retriggers immediately it has reset
Since period of monostable is $0.1 \mathrm{~ms} \Rightarrow>\max$ frequency is $\approx 10 \mathrm{kHz}$

## Total 9 marks

2 (a) (i) Low pass filter - a filter that allows low frequencies to pass through with little attenuation, while high frequencies are attenuated $\checkmark$
(1 mark)
(ii) break point frequency - the frequency at which the output voltage is equal to 0.71 of its max value.
(1 mark)
(b) (i) (non-inverting amplifier. At low frequencies ignore C)

$$
\begin{equation*}
\Rightarrow \mathrm{G}_{\mathrm{V}}=1+390 / 10=40 \tag{2marks}
\end{equation*}
$$

(ii) At the cut off frequency $\mathrm{X}_{\mathrm{c}}=\mathrm{R}_{\mathrm{f}}=390 \mathrm{k} \Omega \checkmark$ $\mathrm{C}=1 / 2 \pi \mathrm{fR}=1 / 2 \pi 250039000=163 \mathrm{pF}$ (3 marks)
(c) $10^{6}=$ frequency $x$ voltage gain $\Rightarrow>$ voltage gain $=10^{6} /$ frequency. voltage gain $=10^{6} / 2.5 \times 10^{3}=400$ (2 marks)

Total 9 marks

3 (a)

(b) (i) $0 \checkmark$
(ii) $0 \checkmark$
(iii) $1 \checkmark$
(iv) $1^{\checkmark}$
(2 marks)
(c)

(3 marks)
Total 9 marks

4
(a)

(b) $\begin{aligned} \mathrm{V}_{\text {out }} & =-\mathrm{R}_{\mathrm{f}}\left\{\mathrm{V}_{\mathrm{a}} / \mathrm{R}_{\mathrm{a}}+\mathrm{V}_{\mathrm{b}} / \mathrm{R}_{\mathrm{b}}\right\} \checkmark \\ \mathrm{V}_{\text {out }} & =-15\{2 / 30+0 / 30\}=-1 \mathrm{~V}\end{aligned}$
(b) $\quad \begin{aligned} \mathrm{V}_{\text {out }} & =-\mathrm{R}_{\mathrm{f}}\left\{\mathrm{V}_{\mathrm{a}} / \mathrm{R}_{\mathrm{a}}+\mathrm{V}_{\mathrm{b}} / \mathrm{R}_{\mathrm{b}}\right\} \checkmark \\ \mathrm{V}_{\text {out }} & =-15\{2 / 30+0 / 30\}=-1 \mathrm{~V}\end{aligned}$
(2 marks)
(c) $\quad \mathrm{V}_{\text {out }}=-15\{2 / 30+2 / 30\}=-2 \mathrm{~V}$
(1 mark)
(d) (i) The magnitude of the signal is not altered The signal is inverted $\checkmark$
(ii) Signal 2 is inverted which makes the audio in phase with signal 1 The noise on signal 2 is inverted compared to that on signal $1 \checkmark$ When added together the noise signals cancel

Total 9 marks

5
(a)


D to $\overline{\mathbf{Q}} \checkmark$
All Resets joined together $\checkmark$
$\overline{\mathbf{Q}}$ to following $\mathbf{C K} \checkmark$
Output of AND gate to Reset $\checkmark$
$B$ and $D$ to inputs of AND gate $\checkmark$
(b) Binary values for when the heater is on:

0010, 0101, 0111, 1000
The counter outputs ANDed together to form the binary values which are then ORed $\checkmark$
(c)

$$
\begin{aligned}
& \overline{\mathbf{D}} \cdot \overline{\mathbf{C}} \cdot \mathbf{B} \cdot \overline{\mathbf{A}}+\overline{\mathbf{D}} \cdot \mathbf{C} \cdot \overline{\mathbf{B}} \cdot \mathbf{A}+\overline{\mathbf{D}} \cdot \mathbf{C} \cdot \mathbf{B} \cdot \mathbf{A}+\mathbf{D} \cdot \overline{\mathbf{C}} \cdot \overline{\mathbf{B}} \cdot \overline{\mathbf{A}} \\
& =\overline{\mathbf{D}} \cdot \overline{\mathbf{C}} \cdot \mathbf{B} \cdot \overline{\mathbf{A}}+\mathbf{D} \cdot \overline{\mathbf{C}} \cdot \overline{\mathbf{B}} \cdot \overline{\mathbf{A}}+\overline{\mathbf{D}} \cdot \mathbf{C} \cdot \mathbf{A} \cdot(\overline{\mathbf{B}}+\mathbf{B}) \\
& =\overline{\mathbf{C}} \cdot \overline{\mathbf{A}}(\overline{\mathbf{D}} \cdot \mathbf{B}+\mathbf{D} \cdot \overline{\mathbf{B}})+\overline{\mathbf{D}} \cdot \mathbf{C} \cdot \mathbf{A} \\
& =\overline{\mathbf{C}} \cdot \overline{\mathbf{A}}(\mathbf{D} \oplus \mathbf{B})+\overline{\mathbf{D}} \cdot \mathbf{C} \cdot \mathbf{A}
\end{aligned}
$$

6 (a) On the rising edge of each clock pulse $\sqrt{ }$
The data from a D-type flip-flop is stored in the next D-type flip-flop This data transfer occurs all of the way along the shift register $\checkmark$
New data applied to the input of the first flip-flop is taken into the shift register
(b) Removes multiple pulses due to contact bounce $\checkmark$
(c) The D input of the first flip-flop goes to logic $1 \checkmark$

The clock input goes to logic 1 and the data is shifted along the shift register $\checkmark$
(d) The output of the five input AND gate must be logic $1=>10001$

The Q output of the last flip-flop must also be logic 1
$=>$ smallest binary number is $100011 \checkmark$
Total 9 marks
7
(a)

(b) (i) Push Pull
(ii) Inverting amplifier with $\mathrm{G}_{\mathrm{V}}$ of -4.7 and source follower with $\underline{G}_{\mathrm{V}}$ of $\approx 1$ $\Rightarrow$ Overall $\mathrm{G}_{\mathrm{V}}=-4.7 \times 1=-4.7$
(c) (i) Cross-over distortion $\checkmark$
(ii) When the input voltage is smaller than that needed $\checkmark$ to make either MOSFET conduct $\checkmark$
(iii) $0 \mathrm{Amps}-\mathrm{V}_{\mathrm{gs}}$ is only $1.36 \mathrm{~V}=>$ MOSFETs are not conducting $\checkmark \quad$ (4 marks)
(d) There needs to be approx 2 V across each $1 \mathrm{k} \Omega$ resistor $\checkmark$

So there must be 13 V across (X) (Y)
$\Rightarrow 2 \mathrm{~mA}$ through $1 \mathrm{k} \Omega$ resistor $=>(\mathrm{X})(\mathrm{Y})=6.5 \mathrm{k} \Omega$
(e) Include MOSFETs into feedback loop $\checkmark$ by disconnecting $47 \mathrm{k} \Omega$ resistor from op-amp output and connecting to MOSFET output $\checkmark$
(f) $\mathrm{P}=\mathrm{V}_{\mathrm{S}}{ }^{2} / 2 \mathrm{R}$
$\Rightarrow P=15^{2} / 2 \times 4=28 W$
If take into account $\mathrm{V}_{\mathrm{gs}}$ of MOSFETs ie $\mathrm{P}=13^{2} / 2 \times 4=21 \mathrm{~W}$
Total 18 marks

