## GCE 2004 June Series

ASSESSMENT and OUALIFICATIONS ALLIANCE

## Mark Scheme

## Electronics

## 5431/6431 (ELE4)

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this Mark Scheme are available from:

Publications Department, Aldon House, 39, Heald Grove, Rusholme, Manchester, M14 4NA Tel: 01619531170
or
download from the AQA website: www.aqa.org.uk
Copyright © 2004 AQA and its licensors

## COPYRIGHT

AQA retains the copyright on all its publications. However, registered centres for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to centres to photocopy any material that is acknowledged to a third party even for internal use within the centre.

Set and published by the Assessment and Qualifications Alliance.

The Assessment and Qualifications Alliance (AQA) is a company limited by guarantee registered in England and Wales 3644723 and a registered charity number 1073334. Registered address AQA, Devas Street, Manchester. M15 6EX.

Dr Michael Cresswell Director General

## ELE4 - Electronic Control Systems

1
(a) (i) a set of wires linking together the subsystems $\checkmark$
(ii) buses are used to reduce the number of wires needed to connect together all of the elements of each of the subsystems within the system $\checkmark$
(b) (i) $2^{16}=65536$
(ii) address bus is uni-directional, data bus is bi-directional $\checkmark$
(c) (i) NN processors very simple but very many used, traditional computer processors very complex but only a few used $\checkmark$
(ii) NNs retain data in the weightings of the connections made, computers have dedicated memory components
(iii) NNs are trained - changing the weightings of the connections made with experience, computers follow a pre-described set of instructions $\checkmark$
(iv) NNs best at predictive tasks, computers better at calculations
(a) A stepper motor rotates through a specific angle $\checkmark$ when power is applied to its sets of coils $\checkmark$
(b) (i) PIC/AVR - a computer on a chip (or appropriate description)
(ii) contains separate instruction bus (Havard v Von Neumann RISC processor etc)
(c) (i) Enables manufacturers to have one controller circuit for many different appliances; easy to modify and upgrade appliances
(ii) Cheaper to produce domestic appliances $\checkmark$ Appliances can have greater functionality $\checkmark$
(d)

(4 marks)
(Total 11)

3
(a) Closed because the state of the gas control valve is determined by the water temperature,
which is affected by the state of the gas control valve $\checkmark \checkmark$
(b) $\quad 47 \mathrm{k} \Omega$ in parallel with $10 \mathrm{k} \Omega=8.25 \mathrm{k} \Omega \checkmark$
$\Rightarrow>$ upper point $=(12 \times 10) / 18.25=6.57 \mathrm{~V} \checkmark$
$\Rightarrow$ lower point $=(12 \times 8.25) / 18.25=5.42 \mathrm{~V} \checkmark$
(c)


4
(a) Parallel port has digital inputs which only respond to two voltage levels, whereas an analogue signal can have any value between a maximum and minimum $\checkmark$
(b) speed of operation
(it must be capable of completing around 44000 conversions per second) (1 mark)
(c) (i) very large differential gain, so only a very small range of input voltages for which the comparator output is not saturated
(ii) data is only valid on the data bus for a very small time,
latch needed to store the valid data for the time needed for the ADC to make the conversion $\checkmark$
(iii)

(d) Computer outputs a value to the port, which is converted into a voltage by the DAC. The comparator compares this voltage with the input voltage and sets the value of the ACK input accordingly. The computer can then decide whether the number it outputs has to be increased or decreased until the comparator output changes.

5
(a) (i) $\mathrm{D}_{7}$ to the $10 \mathrm{k} \Omega$ resistor, $\mathrm{D}_{0}$ to the resistor at the other end $\checkmark$ (1 mark)
(ii) $160 \mathrm{k} \Omega, 320 \mathrm{k} \Omega, 640 \mathrm{k} \Omega, 1280 \mathrm{k} \Omega \checkmark$
(b) Voltage gain of op-amp very large $\checkmark$

For non saturated outputs, difference in voltage between inputs must be very small. Since one input is connected to 0 V , other input must be virtually at $0 \mathrm{~V} \checkmark$
(c) (i) $01010000 \checkmark$
(ii) Vout $=-10\{5 / 20+5 / 80\} \checkmark$ $\Rightarrow$ Vout $=-3.125 \mathrm{~V} \checkmark$
(d)


Both resistors the same value range $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega \checkmark \checkmark$

6
(a) (i) $360 / 16=22.5^{\circ}$
(ii) Use another circle of light and dark bands containing 32 sectors
(b) Optical shaft encoder enables direction of rotation to be determined, slotted disk does not $\checkmark$
Optical disk enables absolute position to be determined, slotted disk does not $\checkmark$
(c) (i) Voltage across resistor $=5-1.6=3.4 \mathrm{~V} \checkmark$

Current through resistor is $20 \mathrm{~mA}=>\mathrm{R}=3.4 / 0.02=170 \Omega$
$=>$ preferred value is $180 \Omega \checkmark$
(ii) When IR falls onto diode, leakage current increases, causing voltage across photodiode to fall, giving a logic 0 input to the inverter and a logic 1 output. In dark, little leakage current, logic 1 across diode, output of inverter is logic 0
(i) Regularly checking the logic level of the inputs $\checkmark$
(ii) An interrupt system relies on the input telling the processor that a change has occurred
(iii) Interrupt systems more efficient as processor can execute other operations without wasting time checking for an input $\checkmark$
(b)

(c) Example:

(d) $\quad$ (i) $\quad \mathrm{Y}=8,16,32,64,128 \checkmark$
(ii) Read into variable $\mathbf{X}$ the value of the port \&H379 $\checkmark$

Perform logical AND operation of $\mathbf{X}$ and $\mathbf{Y}$ and store result in $\mathbf{X} \checkmark$
(Mask all bits of \&H379 except Y)
Continue to repeat until $\mathbf{X}=\mathbf{Y}$ (the bit pointed to by $\mathbf{Y}$ is a 1) $\mathbf{O R}$ a certain key (!) is pressed $\checkmark$
(e) monwrite:

IF $Y=8$ THEN PRINT "Other external door"
IF Y = 16 THEN PRINT "Garage door"
IF $Y=32$ THEN PRINT "Upstairs window"
IF $Y=64$ THEN PRINT "Downstairs window"
IF Y = 128 THEN PRINT "Front door"
RETURN $\checkmark \checkmark \checkmark$ (3 marks)
(Total 18)
(Paper Total 72)

