## GCE 2004 June Series

ASSESSMENT and OUALIFICATIONS ALLIANCE

## Mark Scheme

## Electronics

## 5431/6431 (ELE2)

Mark schemes are prepared by the Principal Examiner and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation meeting attended by all examiners and is the scheme which was used by them in this examination. The standardisation meeting ensures that the mark scheme covers the candidates' responses to questions and that every examiner understands and applies it in the same correct way. As preparation for the standardisation meeting each examiner analyses a number of candidates' scripts: alternative answers not already covered by the mark scheme are discussed at the meeting and legislated for. If, after this meeting, examiners encounter unusual answers which have not been discussed at the meeting they are required to refer these to the Principal Examiner.

It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of candidates' reactions to a particular paper. Assumptions about future mark schemes on the basis of one year's document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper.

Further copies of this Mark Scheme are available from:

Publications Department, Aldon House, 39, Heald Grove, Rusholme, Manchester, M14 4NA Tel: 01619531170
or
download from the AQA website: www.aqa.org.uk
Copyright © 2004 AQA and its licensors

## COPYRIGHT

AQA retains the copyright on all its publications. However, registered centres for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to centres to photocopy any material that is acknowledged to a third party even for internal use within the centre.

Set and published by the Assessment and Qualifications Alliance.

The Assessment and Qualifications Alliance (AQA) is a company limited by guarantee registered in England and Wales 3644723 and a registered charity number 1073334. Registered address AQA, Devas Street, Manchester. M15 6EX.

Dr Michael Cresswell Director General

## ELE2 - Further Electronics

1
(a) Non-inverting amp $\Rightarrow G_{V}=51$
$\Rightarrow \mathrm{V}_{\text {out }}=0.1 \times 51=5.1 \mathrm{~V} \checkmark$
(b)

n and p -channel MOSFETs in correct orientation and position gates connected together and to op-amp output $\checkmark$ speaker from joined sources to $0 \mathrm{~V} \checkmark$
(c) (i) Cross over distortion $\checkmark$
(ii) The MOSFETs are very non-linear at small values of $\mathrm{V}_{\mathrm{gs}}$ so as signal crosses 0 V , it is not amplified as much by the MOSFETs (or other suitable explanation)
(iii) Bias the MOSFETs into conduction (or equivalent) $\checkmark$ (apply negative feedback to MOSFETs)

2
(a) (i) Non-inverting amplifier $\checkmark$

$$
\begin{aligned}
& \mathrm{G}_{\mathrm{V}}=1+\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{1}=1+100 / 10 \mathrm{~V} \\
& \mathrm{G}_{\mathrm{V}}=11 \checkmark
\end{aligned}
$$

(ii) $\quad G_{V}=1 \checkmark$

$$
\text { (iii) } 200 \mathrm{k} \Omega \checkmark
$$

(b) non-inverting input of op-amp to $0 \mathrm{~V} \checkmark$
resistor from each input circuit to inverting input of op-amp
(c) Gv of summing amp $=110 / 11=10 \checkmark$
$\Rightarrow$ input resistors of summing $\mathrm{amp}=470 / 10=47 \mathrm{k} \Omega \checkmark$

3
(a) (i) Inverting amp $\Rightarrow G_{V}=-R_{f} / R_{1} \checkmark$

$$
=>\mathrm{Gv}=-300 / 15=-20 \checkmark \quad(2 \text { marks })
$$

(ii) Output signal is inverted $\checkmark$ Amplitude is increased
(b) $\mathrm{X}_{\mathrm{c}}=1 / 2 \pi \mathrm{fC}=1 / 6.28 \times 32 \times 0.33 \times 10^{-6} \checkmark$
$\mathrm{X}_{\mathrm{C}}=15.1 \mathrm{k} \Omega \checkmark$
(c) At low frequency, half gain at 32 Hz .

At high frequency, gain decreases above $25 \mathrm{kHz}\left(5 \times 10^{5} / 20\right)$

(a) (i) op-amp compares output voltage with zener voltage op-amp adjusts gate voltage to MOSFET to compensate for any difference
(ii) MOSFET function - source follower (or equivalent) $\checkmark$ (voltage follower, power amplifier, current amplifier, buffer amplifier)
(b) (i) $3 \mathrm{~A} \checkmark$
(ii) $14-5=9 \mathrm{~V}$
(iii) $\quad$ Max power $=V \times I=9 \times 3=27(W)$
(c) Matt black, metal, large surface area $\checkmark \checkmark \checkmark$
(a) (i) Negative going pulse makes output of gate A go high, $\checkmark$ This makes input of gate B high, and output low, Capacitor charges through resistor, Until voltage at input of gate B is below half of the supply voltage,
Output of gate B goes high, Monostable resets.
(ii) $\mathrm{T} \approx \mathrm{R} . \mathrm{C} \Rightarrow \mathrm{C}=\mathrm{T} / \mathrm{R}=0.01 / 500000$ $\mathrm{C}=20 \mathrm{nF} \checkmark$
(b) $\quad \mathrm{T} \approx 2$. R.C $=2 \times 10^{-7} \times 10^{4}=2 \mathrm{~ms} \checkmark \checkmark$

6
(a) Shift register
(b) NOT gate or inverter
(c)

(d)

(a) $\quad \mathbf{D}$ to $\mathbf{Q} \checkmark$

All Resets joined together $\checkmark$
$\mathbf{Q}$ to following CK $\checkmark$
Output of AND gate to Reset $\checkmark$
$C$ and $D$ to inputs of AND gate $\checkmark$
(b)

| Hours | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{B}$ | A |
| :--- | :---: | :---: | :---: | :---: |
| first | 0 | 0 | 0 | 0 |
| third | 0 | 0 | 1 | 0 |
| tenth | 1 | 0 | 0 | 1 |
| last | 1 | 0 | 1 | 1 |

$\checkmark \checkmark \checkmark \checkmark$ (-1 per error)
(4 marks)
(c) $\quad \mathbf{H}=\overline{\mathbf{D}} \cdot \overline{\mathbf{C}} \cdot \overline{\mathbf{B}} \cdot \overline{\mathbf{A}}+\overline{\mathbf{D}} \cdot \overline{\mathbf{C}} \cdot \mathbf{B} \cdot \overline{\mathbf{A}}+\mathbf{D} \cdot \overline{\mathbf{C}} \cdot \overline{\mathbf{B}} \cdot \mathbf{A}+\mathbf{D} \cdot \overline{\mathbf{C}} \cdot \mathbf{B} \cdot \mathbf{A} \checkmark \checkmark$ ( -1 per error)
(d) Simplification leading to

$$
\mathbf{H}=\overline{\mathbf{C}} \cdot(\overline{\mathbf{D}} \cdot \overline{\mathbf{A}}+\mathbf{D} \cdot \mathbf{A}) \checkmark \checkmark \checkmark \checkmark
$$

(e) Examples:

$\checkmark \checkmark \checkmark$
(3 marks)
(Total 18)
(Paper Total 72)

