

A S S E S S M E N T and Q U A L I F I C A T I O N S A L L I A N C E

# Mark scheme June 2002

# GCE

## Electronics

### Unit ELE2

Copyright © 2002 AQA and its licensors. All rights reserved.

The Assessment and Qualifications Alliance (AQA) is a company limited by guarantee registered in England and Wales 3644723 and a registered charity number 1073334 Registered address: Addleshaw Booth & Co., Sovereign House, PO Box 8, Sovereign Street, Leeds LS1 1HQ Kathleen Tattersall: *Director General* 

#### **Further Electronics**

1)	(a)	$T \approx RC$ $T \sim 10^{6} \times 10^{-4}  \checkmark = 100 \text{ s} \checkmark$	(2)
		$1 \sim 10^{\circ} \times 10^{\circ}$ $\gamma = 1005$	(2)
	(b)	When the switch is opened, the input to gate X goes low $\checkmark$	
		The output of X goes high V	
		This makes the output of Y low which keeps the input to X low, so sustaining the	
		timing period $\checkmark$	
		The capacitor charges until voltage at input of Y $<+V_s/2$ $\checkmark$	
		Output of Y goes high 🗸	
		If magnetic door switch is closed the monostable resets $\checkmark$	(max 5)
	(c)	(i) NAND gate Z functions as a NOT gate $\checkmark$	
			(1)
		(ii) The MOSFET functions as a Buffer $\checkmark$	(1)
			(1)
2)	(a)	Den desiddh is the new set of for some size and subject the new set of the new se	
2)	(a)	half of the maximum power output. OR	
		Bandwidth is the range of frequencies over which the voltage output is greater than	1
		70% of the maximum voltage output. $\checkmark$	
	(b)	$G = 25/5 \times 10^{-6} = 500000 \checkmark$	(2)
	(0)	$G_V = 2.575 \times 10^{-5}500000^{-5}$	(1)
	(c)	(i) $G_V = 10^6 / 3000 = 333 \checkmark$	
		(ii) No = $\log(5 \times 10^5) / \log(333) = 2.26$	(1)
		$=> N_{0.} = 3 \checkmark \checkmark$	
			(2)
	(d)	Current through $R_1 = 5 / 10^6 = 5 \mu V \checkmark$	
		$\Rightarrow$ R <sub>2</sub> = 1( $\Omega$ ) $\checkmark$	( <b>2</b> )
		Voltage	(2)
	(e)	gain x10 <sup>5</sup>	
		4	
		3	
		0 + 100 + 1000 + 10000  frequency (Hz)	
		$30 - 50$ Hz to $6 - 7$ kHz $\checkmark$ $\checkmark$	(2) (10)
			()



(d) On the rising edge of the clock pulse (reference signal) the state of D is transferred to the Q output ✓
This occurs when the derived signal is high, so the output of Q will be logic 1 ✓ (2)

(11)

5)	(a)	7, E 🗸	(						
	(b)	For G Green	to be illu is illumi	minated, eacl	n possible sta logic 1. 🗸	te of the D, O	C, B, and A inputs	for which	(2)
		This i	s achieve	d by <b>ANDing</b>	them togeth	er 🗸			
		and th	nen ORin	g together ead	ch of these se	parate states	$\checkmark$		
						^			(3)
	(c)	Any v	alid simp	olification lead	ling to the ar	iswer	6 A · · · 1		
		eg exa	amination	of the expres	$\frac{1}{2}$ sion shows t	hat the state	of A is irrelevant.		
		⇒G	$= \mathbf{D} \cdot \mathbf{C} \cdot$	$\mathbf{B} + \mathbf{D} \cdot \mathbf{C} \cdot \mathbf{F}$	$\mathbf{B} + \mathbf{D} \cdot \mathbf{C} \cdot \mathbf{B}$	、			
		$\Rightarrow \mathbf{G} = \overline{\mathbf{D}} \cdot \overline{\mathbf{C}} + \overline{\mathbf{D}} \cdot \mathbf{C} \cdot \overline{\mathbf{B}} = \overline{\mathbf{D}} \left( \overline{\mathbf{C}} + \mathbf{C} \cdot \overline{\mathbf{B}} \right)$							
		$\Rightarrow \mathbf{G} = \mathbf{\overline{D}} \cdot \mathbf{\overline{B}} \cdot \mathbf{\overline{C}} \checkmark \checkmark \checkmark$							
				-					(3) (8)
6)	(a)	(i)	On the	rising edge o	f each clock	pulse 🗸			
			The da	ta from a D-t	ype flip-flop	is stored in th	ne next D-type flip	-flop 🗸	
			This da	ata transfer oc	curs all of th	e way along	the shift register $\checkmark$		
			Data fr	om the outpu	t of the last f	lin-flon is los	t 🗸		
	New data applied to the input of the first flip-flop is taken into the							e shift	
	register ✓								
									(max 3)
		(ii) Can be used to transfer serial data to parallel and vice versa OR a delay $\checkmark$							
				-		-		-	(1)
	(b)		0.	Οъ	00	On	D input of		

QA	QB	QC	QD	D input of first flip-flop
0	0	0	0	1
1	0	0	0	1
1	1	0	0	1
1	1	1	0	0
0	1	1	1	1
1	0	1	1	1
1	1	0	1	0
0	1	1	0	0
0	0	1	1	1
1	0	0	1	0
0	1	0	0	1
1	0	1	0	0
0	1	0	1	0
0	0	1	0	0
0	0	0	1	0
0	0	0	0	1

(3) (7)

AQA			GCE: Electronics – ELE2			
7)	(a)	(i)	Reactance of C <sub>3</sub> , calculation, answer 79.6( $\Omega$ ) $\checkmark$ $\checkmark$	(2)		
		(ii)	2000 $\mu$ F or greater up to 10mF $\checkmark$ Reactance should be less than or equal to the resistance of speaker at low frequencies $\checkmark$	(2)		
			nequeneres	(2)		
	(b)	(i)	Voltage gain of MOSFET source follower is $\approx <1$ $\checkmark$	(1)		
		(ii)	Assume reactance of capacitor $C_2$ is negligable $\checkmark$ Recognise non-inverting amplifier $\checkmark$			
		(iiii)	Half of supply voltage = $6.6V \checkmark$	(3)		
		(m)	$G_V = 6.6 / 0.2 = 33 \checkmark$	(2)		
		(iv)	Decrease $47k\Omega$ (to $14k\Omega$ ) $\checkmark$ (OR increase $R_f$ (to $1.41M\Omega$ )			
	(c)	(i)	Connect ammeter in series with amplifier with no signal input $\checkmark$	(1)		
		(ii)	Expect a current greater than 20mA (but less than 100mA) $\checkmark$ Disconnect 470k $\Omega$ feedback resistor from output of op-amp and connect to	(2)		
		juncti	ion of the MOSFET sources $\checkmark$ $\checkmark$	(2)		
	(d)	Made	e of metal to aid good conduction of heat, $\checkmark$	(2)		
		Large Painte	e surface area to aid convection and radiation $\checkmark$			
		Good	thermal contact with MOSFET $\checkmark$			
				(max 3) (18)		