

Cambridge Assessment International Education Cambridge International Advanced Subsidiary and Advanced Level

COMPUTER SCIENCE

9608/32 October/November 2018

Paper 3 Written Paper MARK SCHEME Maximum Mark: 75

Published

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge International will not enter into discussions about these mark schemes.

Cambridge International is publishing the mark schemes for the October/November 2018 series for most Cambridge IGCSE[™], Cambridge International A and AS Level components and some Cambridge O Level components.

Generic Marking Principles

These general marking principles must be applied by all examiners when marking candidate answers. They should be applied alongside the specific content of the mark scheme or generic level descriptors for a question. Each question paper and mark scheme will also comply with these marking principles.

GENERIC MARKING PRINCIPLE 1:

Marks must be awarded in line with:

- the specific content of the mark scheme or the generic level descriptors for the question
- the specific skills defined in the mark scheme or in the generic level descriptors for the question
- the standard of response required by a candidate as exemplified by the standardisation scripts.

GENERIC MARKING PRINCIPLE 2:

Marks awarded are always **whole marks** (not half marks, or other fractions).

GENERIC MARKING PRINCIPLE 3:

Marks must be awarded **positively**:

- marks are awarded for correct/valid answers, as defined in the mark scheme. However, credit is given for valid answers which go beyond the scope of the syllabus and mark scheme, referring to your Team Leader as appropriate
- marks are awarded when candidates clearly demonstrate what they know and can do
- marks are not deducted for errors
- marks are not deducted for omissions
- answers should only be judged on the quality of spelling, punctuation and grammar when these features are specifically assessed by the question as indicated by the mark scheme. The meaning, however, should be unambiguous.

GENERIC MARKING PRINCIPLE 4:

Rules must be applied consistently e.g. in situations where candidates have not followed instructions or in the application of generic level descriptors.

GENERIC MARKING PRINCIPLE 5:

Marks should be awarded using the full range of marks defined in the mark scheme for the question (however; the use of the full mark range may be limited according to the quality of the candidate responses seen).

GENERIC MARKING PRINCIPLE 6:

Marks awarded are based solely on the requirements as defined in the mark scheme. Marks should not be awarded with grade thresholds or grade descriptors in mind.

Question	Answer	Marks
1(a)(i)	 1 mark per bullet point: Correct value for exponent identified e.g. (0.010101 × 2^)5 Used to give correct value e.g. 1010.1 or 21/64 x 32 Correct answer i.e. 10.5 // 10¹/₂ 	3
1(a)(ii)	 1 mark per bullet point: Correct binary value i.e. 111.1 Value for exponent identified e.g. (0.1111 × 2[^])3 Correct answer i.e. 01111000 00000011 	3
1(a)(iii)	 1 mark per bullet point: Any working method for conversion Applied accurately Correct answer i.e. 10001000 00000011 	3
1(b)(i)	Largest (positive) number (in this format)	1
1(b)(ii)	Overflow // too large to represent // would become negative	1

Question	Answer	Marks
2(a)	 1 mark per bullet point to max 3: Must have a <u>central</u> device Each node is connected to the central device Each node has a dedicated connection Each connection must be bidirectional Nodes may operate under different protocols 	3
2(b)(i)	 mark per bullet point to max 2: dedicated circuit/channel/(physical) path connection established before/at the start of the communication which lasts for duration of connection // circuit released at end of the communication all data is transmitted along the same route 	2

Question			Answer		Mark
2(b)(ii)	1 mark for each row	:			
		Statements	Circuit switching	Packet switching	
		Shares bandwidth		✓	
		Data may arrive out of order		~	
		Data can be corrupted	~	~	
		Data are less likely to get lost	either√	or√	

Cambridge International AS/A Level - Mark Scheme
PUBLISHED

	Answer	Marks
 1 mark per bullet point to max 3: Correct use of Idempotent Iaw Y Correct use of Complement Iaw (Correct use of Distributive Iaw) Correct use of Redundancy Iaw Correct use of identity Iaw X.1= 1 mark for the correct answer For example: 	$\vec{Y} = Y.Y Y = Y + Y$ $D = Y.\overline{Y} 1 = Y + \overline{Y}$ X(Y + Z) = X.Y + X.Z $X.\overline{Y} + Y = X + Y$ X	4
$X = A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C$ $X = A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.\overline{C} + A.B.\overline{C} + A.B.C$ $X = A.\overline{C}.(\overline{B} + B) + A.B.(\overline{C} + C)$	Idempotent law Distributive law Complement/Inverse law	
$ \begin{array}{l} X = A.C + A.B \\ X = A.(\overline{C} + B) \end{array} $	Correct answer	
$X = A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C$ $X = A.\overline{C}.(\overline{B} + B) + A.B.C$	Distributive law Complement/Inverse law	
$X = A.C + A.B.C$ $X = A.(\overline{C} + B.C)$ $X = A.(\overline{C} + B)$	Redundancy Law Correct answer	
	1 mark per bullet point to max 3: Correct use of Idempotent law Y Correct use of Complement law X Correct use of Distributive law X Correct use of Redundancy law Correct use of identity law X.1= 1 mark for the correct answer For example: $X = A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C$ $X = A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C$ $X = A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C$ $X = A.\overline{C}.(\overline{B} + B) + A.B.(\overline{C} + C)$ $X = A.\overline{C} + A.B$ $X = A.(\overline{C} + B)$ $X = A.\overline{C}.(\overline{B} + B) + A.B.C$ $X = A.\overline{C}.(\overline{C} + B.C)$ $X = A.(\overline{C} + B.C)$ $X = A.(\overline{C} + B.C)$ $X = A.(\overline{C} + B)$	Answer1 mark per bullet point to max 3:• Correct use of Idempotent law Y = Y.Y Y = Y + Y• Correct use of Complement law 0 = Y.Y 1 = Y + Y• Correct use of Distributive law $X(Y+Z) = X.Y + XZ$ • Correct use of Redundancy law $X\overline{Y} + Y = X + Y$ • Correct use of identity law $X.1 = X$ 1 mark for the correct answerFor example:X = AB\overline{C} + AB\overline{C} + ABCX = AB\overline{C} + AB\overline{C} + ABCIdempotent lawX = AA\overline{C} (B + B) + AB.($\overline{C} + C$)Complement/Inverse lawX = A.C.($\overline{B} + B$)Correct answerX = A.C.($\overline{B} + B$)Correct answer

October/November 2018

Question							Answer	Marks
3(b)(i)	1 mark	t for fir	st four	as 0, 1	mark fo	or 1011		2
	Α	в	С	X				
	0	0	0	0				
	0	0	1	0			1 monte	
	0	1	0	0				
	0	1	1	0				
	1	0	0	1				
	1	0	1	0			1 mark	
	1	1	0	1				
	1	1	1	1				
3(b)(ii)	1 mark	for co	orrect K	(-map AB				1
			00	01	11	10		
		0	0	0	1	1		
	C	1	0	0	1	0		

								т
Question							Answer	Marks
3(b)(iii)	1 mark f	For each c 0 0 1	Correct log AB 0 01 0 0 0 0 0 0	op to max	10 1 0			2
3(b)(iv)	1 mark p • A.C • + A X = A.C	ber bullet .B + A.B	point:	<u> </u>				2
3(c)(i)	1 mark r • Cor • Cor 1 mark f	ber bullet rect colur rect colur for 2 corre	point to i nn headi nn headi ect rows i	max 2: ngs and ngs and or columi A	row heac row heac ns, 2 mai B	lings – va lings – or rks for 4 d	alues only rder correct rows or columns (based on headings)	4
			00	01	11	10		
		00	0	1	1	0		
	0.0	01	0	0	1	0		
	CD	11	0	0	1	0		
		10	0	0	1	0		

9608/32

						Answer	Marks
1 mark fo	or each c	orrect lo	op to max	k 2:			2
			А	В			
		00	01	/11	10		
	00	0		1	> 0		
CD	01	0	0	1	0		
	11	0	0	1	0		
	10	0	0	$\left(1 \right)$	0		
1 mark p • A.B • + B.	er bullet	point:					2
	1 mark fo CD 1 mark p • A.B • + B. X = A.B	1 mark for each c $ \begin{array}{c} 00\\ 01\\ 11\\ 10\\ 1 mark per bullet\\ $	1 mark for each correct lo $ \begin{array}{c c} & 00 \\ \hline 00 \\ 01 \\ 01 \\ 0 \\ \hline 11 \\ 0 \\ \hline 10 \\ 0 \\ \hline 1 \\ 10 \\ 10 \\ \hline 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$	1 mark for each correct loop to max A 00 01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} 1 \text{ mark for each correct loop to max 2:} \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ $	$\begin{array}{c c} 1 \text{ mark for each correct loop to max 2:} \\ & & & & \\ \hline & & & \\ 00 & 0 & 1 & 11 & 10 \\ \hline & & & & \\ 01 & 0 & 0 & 1 & 10 \\ \hline & & & & \\ 11 & 0 & 0 & 1 & 0 \\ \hline & & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & & \\ 10 & 0 & 0 & 1 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 & 1 \\ \hline & & \\ 10 & 0 & 0 & 0 & 1 \\ \hline & & \\ 10 & 0 & 0 & 0 & 1 \\ \hline & & \\ 10 & 0 & 0 & 0 & 1 \\ \hline & & \\ 10 & 0 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline & & \\ 10 & 0 & 0 \\ \hline \\ 10 &$	Answer 1 mark for each correct loop to max 2: AB 00 01 11 10 00 0 1 1 0 0 1 0 CD 00 0 1 1 0 1 0 1 0

October/November 2018

Question			Answer		Marks
4(a)	1 mark per row				3
	Querrah al		Token		
	Symbol	Value	Туре		
	Number1	60	Variable		
	Number2	61	Variable		
	Answer	62	Variable		
	10	63	Constant//Literal		
	0	64	Constant//Literal		
4(b)	1 mark for each circle	ed section	<mark>62</mark> 03 60 02 6	1 4B 52 <mark>63</mark> 4D 52 <mark>64</mark> 4C	2
4(c)(i)	(Code) Optimisation				1
4(c)(ii)	1 mark per bullet poin • LDD 236 ADD 237 ADD 238 SUB 239 STO 235	nt: Copy the instructio	ons		3
	 Remove line 4 st Remove line 5 LI 	TO540 correct lineDD540 correct line	s 3 and 6 in original code s 3 and 6 in original code		

Question	Answer	Marks
4(c)(iii)	 1 mark per bullet point: Code has fewer instructions/occupies less space in memory shortens execution time of program // time taken to execute whole program decreases 	2
4(d)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4

Question			Α	nswer							Marks
5(a) 5(b)(i)	 mark per bullet point to max 4: RISC has fewer instructions RISC has many registers RISCs instructions are simpler RISC has a few instruction formats RISC usually uses single-cycle instr RISC uses fixed-length instructions RISC has better pipelineability RISC requires less complex circuits RISC has fewer addressing modes RISC has a hard-wired control unit RISC only uses load and store instruction 1 mark per bullet point: Completing the As correctly B in column 2, row 1 no other Bs in the Remainder correctly completed 	uctions uctions to ns to addr	// CISC // CISC // CISC // CISC // CISC // CISC // CISC // CISC // CISC // CISC address	has mor has few 's instruct has mar uses mu uses va has poo requires has mor makes r has a pr memory	e instruc registers tions are ny instruc ilti-cycle riable-len rer pipeli more co re addres nore use rogramma	tions more co ction form instruction neability mplex ci sing moo of cache able cont	omplex hats ons uctions rcuits des e/less use trol unit	e of RAM			4
					Ti	me inter	val				
	Stage	1	2	3	4	5	6	7	8	9	
	Fetch instruction	Α	В	С	D						
	Decode instruction		Α	В	С	D					
	Execute instruction			Α	В	С	D				
	Access operand in memory				Α	В	С	D			
	Write result to register					Α	В	С	D		

estion		Answer			
5(b)(ii)	 1 mark per bullet point: Correct number of cycles for pipelining 8 Correct number of cycles without pipelining 4 × 5 = 20 No of cycles saved 20 - 8 = 12 				
5(c)	1 mark for each row				
	Statement	Archite	ecture		
Sta	Statement	SIMD	MIMD	SISD	
	Each processor executes a different instruction		~		
	There is only one processor			~	
	Each processor executes the same instruction input using data available in the dedicated memory	~			
	Each processor typically has its own partition within a shared memory		~		

Question	Answer			Ν	Marks
6(a)	1 mark for each term/description				4
		Description	Term		
	Α	The result of encryption that is transmitted to the recipient	Cipher text		
	в	The type of cryptography where different keys are used, one for encryption and one for decryption.	Asymmetric or Public key		
	с	Electronic document used to prove the ownership of a public key // Electronic document used to prove that the data is from a trusted source	Digital certificate		
	D	Key needed to decrypt data that has been encrypted by a public key // Key needed to encrypt data so that it that can be decrypted by a public key // the key used in asymmetric encryption which is not shared	Private key		
6(b)	 1 mark for C in the correct place 1 mark for A followed by D in any position 1 mark for D followed by B in any position 1 Browser requests that the server identifies itself 2 C 3 Browser checks the certificate against a list of trusted Certificate Authorities 4 A 5 D 6 B 7 Server and Browser now encrypt all transmitted data with the session key 				3