

Candidate Name	Centre Number	Candidate Number

WELSH JOINT EDUCATION COMMITTEE
General Certificate of Education
Advanced Subsidiary/Advanced



CYD-BWYLLGOR ADDYSG CYMRU
Tystysgrif Addysg Gyffredinol
Uwch Gyfrannol/Uwch

381/01

ELECTRONICS

ET1

P.M. TUESDAY, 23 May 2006

(1½ hours)

ADDITIONAL MATERIALS

In addition to this examination paper, you will need a calculator.

INSTRUCTIONS TO CANDIDATES

Write your name, centre number and candidate number in the spaces at the top of this page.

Answer **all** questions.

Write your answers in the spaces provided in this booklet.

INFORMATION FOR CANDIDATES

The number of marks is given in brackets at the end of each question or part-question.

You are reminded of the necessity for good English and orderly presentation in your answers.

For Examiner's use only.	
1	
2	
3	
4	
5	
6	
7	
Total	

No certificate will be awarded to a candidate detected in any unfair practice during the examination.

INFORMATION FOR THE USE OF CANDIDATES

Preferred Values for resistors

The figures shown below and their decade multiples and sub-multiples are the E24 series of preferred values.

10, 11, 12, 13, 15, 16, 18, 20, 22, 24, 27, 30, 33, 36, 39, 43, 47, 51, 56, 62, 68, 75, 82, 91.

RC networks	$V_c = V_o (1 - e^{-t/RC})$	for a charging capacitor
	$V_c = V_o e^{-t/RC}$	for a discharging capacitor

$$t = -RC \ln\left(1 - \frac{V_c}{V_o}\right) \quad \text{For a charging capacitor}$$

$$t = -RC \ln\left(\frac{V_c}{V_o}\right) \quad \text{For a discharging capacitor}$$

Alternating Voltages	$V_o = V_{rms} \sqrt{2}$
-----------------------------	--------------------------

Silicon Diode	$V_F \approx 0.7V$
----------------------	--------------------

Bipolar Transistor	$h_{FE} = \frac{I_C}{I_B}$	Current gain
---------------------------	----------------------------	--------------

	$V_{BE} \approx 0.7V$	in the on state
--	-----------------------	-----------------

MOSFETs	$I_D = g_M V_{GS}$
----------------	--------------------

Operational amplifier	$G = -\frac{R_F}{R_{IN}}$	Inverting amplifier
------------------------------	---------------------------	---------------------

$$G = 1 + \frac{R_F}{R_1} \quad \text{Non-inverting amplifier}$$

$$V_{OUT} = -R_F \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) \quad \text{Summing amplifier}$$

$$\text{Slew Rate} = \frac{\Delta V_{OUT}}{\Delta t} \quad \text{Slew rate}$$

555 Monostable	$T = 1.1 RC$
-----------------------	--------------


555 Astable	$t_H = 0.7 (R_A + R_B)C$
--------------------	--------------------------

$$t_L = 0.7 R_B C$$

$$f = \frac{1.44}{(R_A + 2R_B)C}$$

Schmitt Astable	$f \approx \frac{1}{RC}$
------------------------	--------------------------

1. A circuit below contains both a pull-up and pull-down resistor.




The table below shows the four possible states of the switches **X** and **Y**. Complete the table by adding:

- The correct logic levels at points **A**, **B** and **Q**
- The word ‘OFF’ or ‘ON’ to indicate the state of the LED in each case.

[4]

Switch X	Switch Y	Input A	Input B	Output Q	State of LED
Open	Open				
Open	Closed				
Closed	Open				
Closed	Closed				

2. A logic system is shown below.



- (a) Write down the Boolean expressions for **S**, **T** and **Q** in terms of the inputs **A**, **B** and **C**. [3]

$$S = \dots$$

$$T = \dots$$

$$Q = \dots$$

- (b) Complete the truth table for this system.

[3]

C	B	A	S	T	Q
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

- (c) In the space below, draw the same logic system, but with the logic gates replaced by their NAND gate equivalents. [3]

- (d) Draw a line through all redundant gates. [2]

3. Simplify the following expressions, showing all stages of your working.

(a) $A + \bar{A} = \dots$ [1]

(b) $\bar{A}(\bar{B} + A) = \dots$ [2]
 \dots

(c) $\overline{\overline{(A + B)} \cdot A}$ [3]
 (hint: use DeMorgan's theorem)

\dots
 \dots
 \dots
 \dots
 \dots



(d) Use Boolean algebra or the Karnaugh map to find the **simplest** expression for the output Q. If you use the map, show and label any groups you create in producing this expression. [3]

$$Q = C\bar{A} + \bar{C}\bar{B} + C\bar{B}A + CB.A$$





\dots
 \dots
 \dots
 \dots
 \dots

		B.A			
		0.0	0.1	1.1	1.0
C	0				
	1				

4. (a) Complete the diagram to show how two NAND gates can be connected to make an $\overline{S}\overline{R}$ bistable (latch). [2]




- (b) Pulses are applied to the two inputs as shown below. Draw the corresponding output pulses at Q and \overline{Q} on the axes provided. **Q is initially at logic 0.** [4]



- (c) Why is it desirable that \overline{S} and \overline{R} are prevented from being logic 0 at the same time? [1]


5. The diagram shows 3 D-type flip-flops, which form part of a binary up-counter. Outputs A, B and C are used to indicate the binary output. **C is the most significant bit.**

(a) (i) Complete the diagram to make a three bit binary up-counter. [3]



(ii) On the circuit diagram above add a logic gate and the connections necessary to make the counter reset on the fifth clock pulse. [3]

- (b) The three bit up-counter is used as part of the simple electronic dice game shown below.



An LED is on when the corresponding output is high.

When the button is pressed and held the LED's flash in sequence. When the switch is released the sequence stops with one to five LED's on.

The sequence is specified by the following Boolean expressions.

$$P = T = A + B + C$$

$$Q = S = C + B \cdot A$$

$$R = \bar{A}$$

Complete the truth table to show the sequence of outputs produced.


[3]

Clock Pulse	C	B	A	P	Q	R	S	T
0	0	0	0					
1	0	0	1					
2	0	1	0					
3	0	1	1					
4	1	0	0					
5	Counter resets here							

6. (a) Operational amplifiers have a number of parameters. Some of these should have a very high value and some should be as small as possible. In the space after each parameter, write either high or low to indicate the desired size of each. [2]

- (i) Input impedance
- (ii) Output impedance
- (iii) Slew rate
- (iv) Open loop gain

- (b) An amplifier has the following input and output signals.



- (i) What is the voltage gain of the system? [2]

.....
.....
.....

- (ii) Draw the circuit diagram, based on a single op-amp, for a suitable voltage amplifier, which could be used for this system. Label any resistors used. [3]



0V


- (iii) Calculate suitable resistor values to give the voltage gain in (b) part (i). [2]

.....
.....
.....
.....

- (c) The output of the op-amp changes from -14 V to $+14\text{ V}$ in a time of $3.5\mu\text{s}$. Calculate the slew rate, giving the appropriate unit. [3]

.....
.....
.....
.....


7. The following diagram shows an op-amp set up as a voltage amplifier. The op-amp is powered from a $\pm 15\text{ V}$ supply and saturation occurs at $\pm 14\text{ V}$.




- (a) Calculate the voltage gain of the amplifier.

[1]

- (b) Complete the graph to show how the output voltage V_{OUT} varies as the input voltage V_{IN} is increased from -3.0 V to $+3.0\text{ V}$.



- (c) The following graph shows the frequency response of a second amplifier.



Use the graph to estimate the bandwidth of the amplifier.
Show **on the graph** how you obtain your answer.

[2]

Bandwidth =

- (d) A third op-amp has a gain-bandwidth product of 4MHz. Calculate the maximum voltage gain possible if the amplifier is to provide a bandwidth of 20kHz. [2]

.....

.....

.....

.....

FOR USE ONLY IF YOU HAVE MADE SUBSTANTIAL DELETIONS IN PARTS OF YOUR ANSWERS OR NEED MORE SPACE TO COMPLETE THEM. BE SURE TO INDICATE THE QUESTIONS CONCERNED.